| |
 |
Integrated circuit layout utilizing separated active circuit and wiring regions |
| T101804 |
Integrated circuit layout utilizing separated active circuit and wiring regions
|
|
| Patent Drawings: | |
| Inventor: |
Balyoz, et al. |
| Date Issued: |
May 4, 1982 |
| Application: |
06/146,909 |
| Filed: |
May 5, 1980 |
| Inventors: |
Balyoz; John (Hopewell Junction, NY)
Grwodis; Algirdas J. (Wappingers Falls, NY)
|
| Assignee: |
|
| Primary Examiner: |
|
| Assistant Examiner: |
|
| Attorney Or Agent: |
|
| U.S. Class: |
257/204; 257/211; 257/E23.151; 257/E27.106 |
| Field Of Search: |
|
| International Class: |
|
| U.S Patent Documents: |
|
| Foreign Patent Documents: |
|
| Other References: |
|
|
| Abstract: |
An LSI masterslice wiring technique, employing an array of elongated logic cells. A first level of metallization includes a first set of elongated, generally parallel conductors, orthogonal to the elongated logic cells and selectively contacting the cells. A second level of metal conductors, overlying and insulated from the first set, extends orthogonal to the first set, and thus parallel to the elongated logic cells. The second set includes both conductors passing over the areas of the logic cells and conductors lying between the logic cells. Conductors of the second set are selectively connected to conductors of the first set. This application has the same disclosure as that of Defensive Publication T100,501, published Apr. 7, 1981, but the abstracts are in conflict. |
| Claim: |
|
| Description: |
|
|
|
|
