Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Notebook computer
D703660 Notebook computer
Patent Drawings:

Inventor: McManigal, et al.
Date Issued: April 29, 2014
Application:
Filed:
Inventors:
Assignee:
Primary Examiner: Nunn; Freda S
Assistant Examiner:
Attorney Or Agent: Law Office of Scott C. Harris, Inc.
U.S. Class: D14/318
Field Of Search: ;D14/315; ;D14/316; ;D14/317; ;D14/318; ;D14/319; ;D14/320; ;D14/321; ;D14/322; ;D14/323; ;D14/324; ;D14/325; ;D14/326; ;D14/327; ;D14/328; ;D18/1; ;D18/2; ;D18/7; ;D18/11; ;235/145A; ;235/145R; ;341/22; ;341/23; ;345/104; ;345/156; ;345/168; ;345/169; ;345/173; ;345/87; ;345/901; ;345/902; ;345/903; ;345/904; ;345/905; ;361/679.08; ;400/486; ;400/489; ;710/14
International Class: 1402
U.S Patent Documents:
Foreign Patent Documents:
Other References:









Abstract:
Claim: CLAIM The ornamental design for a notebook computer, as shown and described.
Description: FIG. 1 is a front perspective view of a notebook computer;

FIGS. 2 and 3 are front and back views respectively thereof;

FIGS. 4 and 5 are alternate side views thereof;

FIG. 6 is a top view thereof; and,

FIG. 7 is a bottom view thereof.

The portions of the notebook computer shown in broken lines form no part of the claimed design.

* * * * *
 
 
  Recently Added Patents
Ink, ink jet recording method, ink cartridge, and ink jet recording apparatus
Multi-radio coexistence
Single-pass Barankin Estimation of scatterer height from SAR data
(4929
Zoom lens
Semiconductor devices having multi-width isolation layer structures
Gate timing for short servo wedge in disk memory systems
  Randomly Featured Patents
Clock having emergency lighting device
Backup system and duplicating apparatus
4-OXO,1-4-dihydroquinoline M1 receptor positive allosteric modulators
Hair and fiber stacker
Target marker having quantum cascade laser for thermally marking a target
Tamper resistant attachment device for a chair backrest
Multiple copy track stage recovery in a data storage system
Configurable co-processor interface
Adjustable electromagnetic sealing device
FPGA two turn routing structure with lane changing and minimum diffusion area