Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Jacket liner
D703416 Jacket liner
Patent Drawings:

Inventor: Roberts, et al.
Date Issued: April 29, 2014
Application:
Filed:
Inventors:
Assignee:
Primary Examiner: Johnson; Rashida
Assistant Examiner:
Attorney Or Agent: Kutak Rock LLP
U.S. Class: D2/839
Field Of Search: ;D2/719; ;D2/749; ;D2/750; ;D2/755; ;D2/828; ;D2/829; ;D2/830; ;D2/831; ;D2/833; ;D2/839; ;D2/840; ;D2/847; ;D2/849; ;D2/858; ;2/84; ;2/87; ;2/90; ;2/93; ;2/96; ;2/97; ;2/102; ;2/106; ;2/108; ;2/115; ;2/116; ;2/125
International Class: 0202
U.S Patent Documents:
Foreign Patent Documents:
Other References:









Abstract:
Claim: CLAIM The ornamental design for a jacket liner, as shown and described.
Description: FIG. 1 is a perspective view of a front and a right side of a jacket liner design;

FIG. 2 is a front elevational view the jacket liner from FIG. 1;

FIG. 3 is a rear elevational view of the jacket liner from FIGS. 1-2;

FIG. 4 is a left side elevational view of the jacket liner from FIGS. 1-3;

FIG. 5 is a right side elevational view of the jacket liner from FIGS. 1-4;

FIG. 6 is a top plan view of the jacket liner from FIGS. 1-5; and,

FIG. 7 is a bottom plan view of the jacket liner from FIGS. 1-6.

The broken lines are for the purposes of illustrating environment only. None of the broken lines form part of the claimed design.

* * * * *
 
 
  Recently Added Patents
Method and system for weighted fair queuing
Systems and methods for vehicle cruise control
Transmitter having a programmable amplifier operating class
Computing device with improved user interface for applications
Method of forming a power supply controller and structure therefor
Methods and apparatus for adapting network characteristics in telecommunications systems
Stain-blocking aqueous coating composition
  Randomly Featured Patents
Organophosphorus compounds and process for the production thereof
Flush system
Ferrioxamine paramagnetic contrast agents for MR imaging
Ultra-drowsy circuit
Processor instruction used to determine whether to perform a memory-related trap
Optimization for network utilization
Worksurface assembly
Driver circuitry for commutated inductive loads
Adhesive composition for fluorinated rubbers
Ceramic bodies and ballistic armor incorporating the same