Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Light emitting diode module
D693033 Light emitting diode module
Patent Drawings:Drawing: D693033-10    Drawing: D693033-11    Drawing: D693033-12    Drawing: D693033-13    Drawing: D693033-14    Drawing: D693033-15    Drawing: D693033-16    Drawing: D693033-17    Drawing: D693033-18    Drawing: D693033-19    
« 1 2 3 »

(27 images)

Inventor: Takeda, et al.
Date Issued: November 5, 2013
Application: D/413,921
Filed: February 22, 2012
Inventors: Takeda; Katsuhiro (Osaka, JP)
Bannai; Minoru (Osaka, JP)
Maruyama; Toyohiro (Osaka, JP)
Oosugi; Takashi (Osaka, JP)
Assignee: Panasonic Corporation (Kadoma-shi, JP)
Primary Examiner: Jackson; Marcus
Assistant Examiner:
Attorney Or Agent: Motsenbocker; Marvin A.Mots Law, PLLC
U.S. Class: D26/1; D13/180
Field Of Search: ;D26/1; ;D26/2; ;D26/3; ;D26/4; ;D13/182; ;313/313; ;313/315; ;313/316; ;313/317; ;313/318; ;313/493; ;315/52; ;315/53; ;315/56; ;315/57; ;315/58
International Class: 2604
U.S Patent Documents:
Foreign Patent Documents:
Other References:









Abstract:
Claim: CLAIM The ornamental design for a light emitting diode module, as shown and described.
Description: FIG. 1 is a front perspective view of a light emitting diode module;

FIG. 2 is a front view thereof;

FIG. 3 is a top plan view thereof;

FIG. 4 is a right side view thereof;

FIG. 5 is a rear view thereof;

FIG. 6 is a bottom plan view thereof;

FIG. 7 is a left side view thereof; and

FIG. 8 is a sectional view thereof taken along line 8-8 in FIG. 2, in which the internal components are omitted;

FIG. 9 is a sectional view thereof taken along line 9-9 in FIG. 2, in which the internal components are omitted;

FIG. 10 is a front perspective view thereof;

FIG. 11 is a front view thereof;

FIG. 12 is a top plan view thereof;

FIG. 13 is a right side view thereof;

FIG. 14 is a rear view thereof;

FIG. 15 is a bottom plan view thereof;

FIG. 16 is a left side view thereof;

FIG. 17 is a sectional view thereof taken along line 17-17 in FIG. 11, in which the internal components are omitted;

FIG. 18 is a sectional view thereof taken along line 18-18 in FIG. 11, in which the internal components are omitted;

FIG. 19 is a front perspective view thereof;

FIG. 20 is a front view thereof;

FIG. 21 is a top plan view thereof;

FIG. 22 is a right side view thereof;

FIG. 23 is a rear view thereof;

FIG. 24 is a bottom plan view thereof;

FIG. 25 is a left side view thereof;

FIG. 26 is a sectional view thereof taken along line 26-26 in FIG. 20, in which the internal components are omitted; and,

FIG. 27 is a sectional view thereof taken along line 27-27 in FIG. 20, in which the internal components are omitted.

The portions of the article in broken lines in FIGS. 8, 9, 17, 18, 26 and 27 indicate that the portions are cut surfaces and are shown for illustrative purposes only and form no part of the claimed design. Double-hatching portions shown in FIGS. 8, 9, 17, 18, 26 and 27 indicate that the portions are transparent.

* * * * *
 
 
  Recently Added Patents
Method for manufacturing semiconductor element and semiconductor device, and deposition apparatus
Over the counter medicinal container with surface ornamentation
Method of transmitting data using spatial multiplexing
Scalable security services for multicast in a router having integrated zone-based firewall
Peptide vectors
Front cover of an electronic device
Electro-optical device, method of manufacturing the same, and electronic apparatus
  Randomly Featured Patents
Receiving data at a client computer and performing an operation on the data at the client computer based on information in the key file
Three-dimensionally ordered macroporous sensor apparatus and method
Luminescent ceramic for a light emitting device
Process for producing L-valine
Optical encoder using time domain and wavelength multiplexing
Lathe chuck with two sets of jaws
Carrying belt for CB radios and similar devices
Thin film actuated mirror array in an optical projection system and method for manufacturing the same
Method for forming metal silicide regions in an integrated circuit
Storage controller conditioning host access to stored data according to security key stored in host-inaccessible metadata