Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Foundation of a woman's shoe
D686810 Foundation of a woman's shoe
Patent Drawings:Drawing: D686810-11    Drawing: D686810-12    Drawing: D686810-13    Drawing: D686810-14    Drawing: D686810-15    Drawing: D686810-16    Drawing: D686810-17    Drawing: D686810-18    Drawing: D686810-19    Drawing: D686810-20    
« 1 2 »

(20 images)

Inventor: Weitzman
Date Issued: July 30, 2013
Application:
Filed:
Inventors:
Assignee:
Primary Examiner: Nelson; T. Chase
Assistant Examiner:
Attorney Or Agent: Gottlieb, Rackman & Reisman, PC
U.S. Class: D2/950; D2/947
Field Of Search: D2/902; D2/906; D2/908; D2/916; D2/918; D2/925; D2/946; D2/947; D2/948; D2/949; D2/950; D2/951; D2/952; D2/953; D2/954; D2/955; D2/956; D2/957; D2/958; D2/959; D2/960; D2/961; D2/962; D2/977; 36/3B; 36/22R; 36/24.5; 36/25R; 36/28; 36/32R; 36/34R; 36/59C; 36/67A; 36/103
International Class: 0204
U.S Patent Documents:
Foreign Patent Documents: 24532; 21786; 000755624-0152; 000755624-0153; D0513434-17; 964850; 974544; 042861; 053476; 074412; 090355; 20105183; 20102537; 20110952; 4008879; 9109
Other References:









Abstract:
Claim: CLAIM The ornamental design for the foundation of a woman's shoe, as shown and described.
Description:
 
 
  Recently Added Patents
Asset control in location tracking system
Method of creating animatable digital clone from multi-view images
Architecture, system and method for testing resistive type memory
Wristwatch
Semiconductor device having vertical channel
Signal phase-based location of network nodes
Nucleotide sequence coding for variable regions of .beta. chains of human T lymphocyte receptors, corresponding peptide segments and the diagnostic and therapeutic uses
  Randomly Featured Patents
Hydrogen purification
Tip for demolition shear
Centrifugal compressor
Provisioning Ethernet dual working mode
Sheet workpiece bending machine
Bolt head blaster
Bottle
Apparatus for hot-briquetting iron sponge
Method and apparatus for modeling using a hardware-software co-verification environment
Manufacturing method and structure of a surface-mounting type diode co-constructed from a silicon wafer and a base plate