Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Slide fastener element
D632218 Slide fastener element
Patent Drawings:Drawing: D632218-2    Drawing: D632218-3    Drawing: D632218-4    Drawing: D632218-5    
« 1 »

(4 images)

Inventor: Yamamoto, et al.
Date Issued: February 8, 2011
Application: D/350,461
Filed: November 17, 2009
Inventors: Yamamoto; Kentaro (Macon, GA)
Yoneshima; Hisashi (Macon, GA)
Takazawa; Shigeyoshi (Anaheim, CA)
Fujii; Takaaki (Toyama, JP)
Assignee: YKK Corporation (Tokyo, JP)
Primary Examiner: Seifert; Ralf
Assistant Examiner:
Attorney Or Agent: Alston & Bird LLP
U.S. Class: D11/221
Field Of Search: D11/200; D11/201; D11/221; 24/381; 24/382; 24/383; 24/385; 24/386; 24/387; 24/414; 24/415; 24/416; 24/417; 24/421; 24/422; 24/427; 24/428; 24/429; 24/430; 24/431; 24/433; 24/401; 24/405; 24/410; 2/265
International Class: 0207
U.S Patent Documents:
Foreign Patent Documents:
Other References:









Abstract:
Claim: CLAIM The ornamental design for a slide fastener element, as shown and described.
Description: FIG. 1 is a perspective view of the slide fastener element according to our new design;

FIG. 2 is another perspective view thereof;

FIG. 3 is a top plan view thereof;

FIG. 4 is a bottom plan view thereof;

FIG. 5 is a right side elevation view thereof and the left side elevation view being a mirror image thereof;

FIG. 6 is a front elevation view thereof; and,

FIG. 7 is a back elevation view thereof.

The broken lines represent the bounds of the claimed design and form no part of the claimed design.

* * * * *
 
 
  Recently Added Patents
Supply voltage generating circuit and semiconductor device having the same
Method and system for network configuration for virtual machines
Antibodies to OX-2/CD200 and uses thereof
Semiconductor memory device, test circuit, and test operation method thereof
Pose-variant face recognition using multiscale local descriptors
Replacing memory pointers with implicit pointers to be used in compiler-generated debug output
System and method for employing signoff-quality timing analysis information concurrently in multiple scenarios to reduce dynamic power in an electronic circuit and an apparatus incorporating t
  Randomly Featured Patents
Cross-country ski boot
Non-competitive immunoassay with blocking of unoccupied specific binding sites on solid phase
Event registration for automatic threshold setting
Single-sided impregnated printing paper carriers
Method controlling thermal gradients in glass
Bistable valve
Sterilized liquid compositions of cyanoacrylate monomer mixtures
Image encoding device and image encoding method
Interfaces and methods for group policy management
Aerial work cage