Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Interbody fusion device implant
D627466 Interbody fusion device implant
Patent Drawings:Drawing: D627466-2    Drawing: D627466-3    Drawing: D627466-4    Drawing: D627466-5    
« 1 »

(4 images)

Inventor: Courtney, et al.
Date Issued: November 16, 2010
Application: D/328,834
Filed: December 2, 2008
Inventors: Courtney; Steve (Plano, TX)
Freehill; David (Temple, TX)
Assignee: Eminent Spine LLC (Georgetown, TX)
Primary Examiner: Rademaker; Charles A
Assistant Examiner:
Attorney Or Agent: Griggs; Scott T.Griggs Bergen LLP
U.S. Class: D24/155
Field Of Search: D24/155; D24/156; D24/157; 606/60; 606/61; 606/73; 606/95; 606/213; 606/246; 606/248; 606/249; 623/23.61; 623/23.56; 623/247; 623/213; 623/11.11; 623/16.14; 623/20.23; 623/20.33; 623/33; 623/41; 623/17.11
International Class: 2403
U.S Patent Documents:
Foreign Patent Documents:
Other References:









Abstract:
Claim: CLAIM The ornamental design for an interbody fusion device implant, as shown and described.
Description: FIG. 1 is a front perspective view of an interbody fusion device implant illustrating the design;

FIG. 2 is a is a rear perspective view thereof;

FIG. 3 is a front elevation view thereof;

FIG. 4 is a rear elevation view thereof;

FIG. 5 is a left-side elevation view thereof;

FIG. 6 is a right-side elevation view thereof;

FIG. 7 is a top plan view thereof; and,

FIG. 8 is a bottom plan view thereof.

* * * * *
 
 
  Recently Added Patents
Adaptive period network session reservation
Methods and apparatus for imaging in conjunction with radiotherapy
Isothermal amplification of DNA
Determining ill conditioning in square linear system of equations
Mirror elements for EUV lithography and production methods therefor
Implant for performance enhancement of selected transistors in an integrated circuit
Method and system for weighted fair queuing
  Randomly Featured Patents
Underfill of a bumped or raised die utilizing a barrier adjacent to the side wall of slip chip
Methods for compact modeling of circuit stages for static timing analysis of integrated circuit designs
Regulator and electronic apparatus therewith
HDD controller and system equipped with the same
Process and apparatus for the electronic recording of an image
Excavator operator cab
Memento holder
Opener for container
Thyristor with abrupt anode emitter junction
Method for positioning a data transducer head in a rotating disk drive data storage device