Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Fan
D594545 Fan
Patent Drawings:Drawing: D594545-2    Drawing: D594545-3    Drawing: D594545-4    
« 1 »

(3 images)

Inventor: Blateri
Date Issued: June 16, 2009
Application: D/263,316
Filed: July 20, 2006
Inventors: Blateri; Frank (Coppell, TX)
Assignee:
Primary Examiner: Lichtenstein; Lisa P
Assistant Examiner:
Attorney Or Agent: Haynes and Boone, LLP
U.S. Class: D23/382
Field Of Search: D23/382; D23/381; D23/332; D23/370; D23/411; D23/412; D23/378; 416/246R; 416/247R; 416/244R
International Class: 2304
U.S Patent Documents:
Foreign Patent Documents:
Other References:









Abstract:
Claim: CLAIM The ornamental design for a fan, as shown and described.
Description: FIG. 1 is an isometric view of the fan showing my new design;

FIG. 2 is a side elevational view of the fan of FIG. 1; and,

FIG. 3 is a top plan view of the fan of FIG. 1.

The broken line showing of portions of the fan is included for the purpose of illustrating environmental structure and forms no part of the claimed design.

* * * * *
 
 
  Recently Added Patents
Case
System and method of detecting and locating intermittent and other faults
Display screen or portion thereof with graphical user interface
Tiger paw stationary tab
Method for providing information of access point selection
Isolated Australian coral reef fluorescent proteins and cell-based kinase or phosphatase platforms for cancer drug development
Image forming apparatus and control method therefor
  Randomly Featured Patents
Matrix infusion pump and disposable set
Method for heating up a catalyst in combustion engines with direct fuel injection
Adjustable head rest assembly for furniture member
Balancing pressure to improve a fluid seal
Multiple-speed hub for bicycles
Kick-in resistant door reinforcing assembly
Liquid gasification reactor
Method and apparatus for controlling an output current of a controlled rectifier
Pre-equalizer, VSB transmission system using the same, and transmission method thereof
Register adjustment based on adjustment values determined at multiple stages within a pipeline of a processor