Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Sill screed
D581060 Sill screed
Patent Drawings:Drawing: D581060-2    Drawing: D581060-3    Drawing: D581060-4    Drawing: D581060-5    
« 1 »

(4 images)

Inventor: Beard, Jr.
Date Issued: November 18, 2008
Application: D/267,615
Filed: October 18, 2006
Inventors: Beard, Jr.; Harold W. (Cave Creek, AZ)
Assignee:
Primary Examiner: Clark; Doris
Assistant Examiner:
Attorney Or Agent: Snell & Wilmer L.L.P.
U.S. Class: D25/102
Field Of Search: ; D25/164; D25/199; D25/102; 52/58; 52/59; 52/60; 52/61; 52/62; 52/64; 52/287.1; 52/169.14; 52/273; 52/275; 52/277; 52/255; 52/302.6; 52/408; 52/412; 52/716.2
International Class: 0899
U.S Patent Documents:
Foreign Patent Documents:
Other References:









Abstract:
Claim: CLAIM The ornamental design for a sill screed, as shown.
Description: FIG. 1 is a perspective view of the sill screed showing my new design;

FIG. 2 is a front view thereof;

FIG. 3 is a back view thereof;

FIG. 4 is a right side view thereof;

FIG. 5 is the left side view thereof;

FIG. 6 is a top view thereof; and,

FIG. 7 is a bottom view thereof.

* * * * *
 
 
  Recently Added Patents
Method and apparatus for re-routing calls in a packet network during failures
Rain barrel
Developing device
DC/DC converter, power supply circuit, and semiconductor device
Sabatier process and apparatus for controlling exothermic reaction
System and method for video encoding
Retrievable outgoing audio messaging
  Randomly Featured Patents
Graded compound seed layers for semiconductors
Device for greasing muzzle-loading bullets
System and method for business analysis and planning
Utility clip
Model generator for constructing and method of generating a model of an object for finite element analysis
Lock for doors
Communication system and method using signal to noise ratio estimation for scaling in processing received wireless communication signals
Certain cyclopropane carboxylic acid esters and their pesticidal use
System, apparatus and method for testing under applied and reduced loads
Semiconductor device