Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Clip clock
D576889 Clip clock
Patent Drawings:Drawing: D576889-2    Drawing: D576889-3    Drawing: D576889-4    Drawing: D576889-5    Drawing: D576889-6    Drawing: D576889-7    Drawing: D576889-8    
« 1 »

(7 images)

Inventor: Mandel
Date Issued: September 16, 2008
Application: D/303,400
Filed: February 7, 2008
Inventors: Mandel; Logan Flash (Los Angeles, CA)
Assignee: GMPC, LLC (Santa Monica, CA)
Primary Examiner: Lieberman; Lucy
Assistant Examiner:
Attorney Or Agent: Christie, Parker & Hale, LLP.
U.S. Class: D10/2; D10/15
Field Of Search: D10/1; D10/2; D10/3; D10/4; D10/15; D10/21; D10/40; 368/276; 368/277; 368/278; 368/285; 368/316; 368/10
International Class: 1001
U.S Patent Documents:
Foreign Patent Documents:
Other References:









Abstract:
Claim: CLAIM The ornamental design for a clip clock, as shown.
Description: FIG. 1 is a top view of a clip clock showing my new design;

FIG. 2 is a bottom view thereof;

FIG. 3 is a front view thereof;

FIG. 4 is a back view thereof;

FIG. 5 is a right side elevation thereof;

FIG. 6 is a front and right side perspective view thereof; and,

FIG. 7 is a rear and left side perspective view thereof.

* * * * *
 
 
  Recently Added Patents
Financial transaction cards
Methods for increasing efficacy of FOLR1 cancer therapy
Dot templates for object detection in images
Extensible framework for client-based active network measurement
Adding value to a rendered document
Bulk vending apparatus, system and method
Fail-safe upgrading of portable electronic device software
  Randomly Featured Patents
Local oscillator leak cancellation circuit
Canvas frame spring tension wire clamp apparatus
Method for refolding insoluble aggregates of hepatitis C virus protease
Frame buffer organization and reordering
Low power firmware
Adjustable multimedia storage rack
Bridging clutch for a hydrodynamic clutch device enclosed by a housing
Method for roasting legumes
Systems and methods for location of objects
Expert system inference circuit