Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Measuring tape
D555020 Measuring tape
Patent Drawings:Drawing: D555020-2    
« 1 »

(1 images)

Inventor: Hesch
Date Issued: November 13, 2007
Application: D/254,540
Filed: February 27, 2006
Inventors: Hesch; John J. (Whitehall, PA)
Assignee:
Primary Examiner: Davis; Antoine D.
Assistant Examiner:
Attorney Or Agent: Mikesell; Richard L.
U.S. Class: D10/72; D10/71
Field Of Search: D10/71; D10/72; D10/74; 33/483; 33/484; 33/485; 33/486; 33/487; 33/488; 33/489; 33/490; 33/491; 33/492; 33/493; 33/494; 33/769; 33/770; 33/771
International Class: 1004
U.S Patent Documents: 861799; 999730; 1973843; 3255531; 4965944; 5230158; D342210; D393221; 5913586; 6108926; D486746
Foreign Patent Documents:
Other References:









Abstract:
Claim: CLAIM The ornamental design for a measuring tape, as shown and described.
Description: FIG. 1 is a Top Left Side perspective view of the design of the instant invention; and,

FIG. 2 is an enlarged fragmentary top plan view.

* * * * *
 
 
  Recently Added Patents
Determining phase-specific parameters of a physiological variable
Channel marking for chip mark overflow and calibration errors
Substituted phenylsulfur trifluoride and other like fluorinating agents
Time sharing type autostereoscopic display apparatus and method for driving the same
Stacked magnetoresistance device responsive to a magnetic field generally perpendicular to a side face running along a channel of the device
Printing apparatus having extendable functionality and method thereof
Storage system with LU-setting function
  Randomly Featured Patents
Warhead with a plurality of slave missiles
Smart card communication routing
Frequency scalable, low self-generated noise frequency source
RNA interference mediated inhibition of polycomb group protein EZH2 gene expression using short interfering nucleic acid (siNA)
Compositions and methods for animal treatment
Test probe alignment apparatus
System and method for defining semiconductor device layout parameters
System level interconnect with programmable switching
Hybrid circuits and a method of manufacture
Silent chain with raised link backs