Resources Contact Us Home
D546616 Grill
Patent Drawings:Drawing: D546616-2    Drawing: D546616-3    Drawing: D546616-4    Drawing: D546616-5    Drawing: D546616-6    Drawing: D546616-7    
« 1 »

(6 images)

Inventor: Tseng
Date Issued: July 17, 2007
Application: D/254,547
Filed: February 24, 2006
Inventors: Tseng; Jackie (Chiayi Hsien, TW)
Assignee: Sing Chen International Co., Ltd. (Chiayi Hsien, TW)
Primary Examiner: McInroy; Ruth
Assistant Examiner:
Attorney Or Agent: Caesar, Rivise, Bernstein, Cohen & Pokotilow, Ltd.
U.S. Class: D7/334
Field Of Search: D7/332; D7/333; D7/334; D7/335; D7/336; D7/337; D7/402; D7/403; D7/404; D7/405; D23/335; D23/336; D23/343; 126/500; 126/506; 126/519; 126/40; 126/50; 126/9R; 126/9B; 126/25R; 126/25A; 126/304R; 126/305; 126/268; 126/276; 126/41R; 126/37R; 99/445; 99/448; 99/481; 99/482; 248/128; 248/129; 312/249.8; 312/249.13; 312/351.2; D6/511; D6/574
International Class: 0702
U.S Patent Documents: D406489; D416164; D483983; D521308; D525072; D528349; D528849; D528851; D529329; D529330; D529331; D533011
Foreign Patent Documents:
Other References:

Claim: CLAIM I claim the ornamental design for a grill, as shown and described.
Description: FIG. 1 is a perspective view of a grill showing my new design;

FIG. 2 is a front elevational view thereof;

FIG. 3 is a rear elevational view thereof;

FIG. 4 is a left side elevational view thereof;

FIG. 5 is a right side elevational view thereof;

FIG. 6 is a top plan view thereof; and,

FIG. 7 is a bottom plan view thereof.

* * * * *
  Recently Added Patents
Satellite fleet deployment
Systems and methods for parameter adaptation
Non-volatile memory cell containing a nano-rail electrode
Television apparatus
Method of preparing enteric hard capsule and enteric hard capsule prepared thereby
Accordion bioreactor
Error scanning in flash memory
  Randomly Featured Patents
Pressure vessel joint
Electrical connector housing
Surveillance camera
Crossing arm assembly
Wheelchair travel restricting device and method
Refrigerating unit
Method for incorporating sub resolution assist features in a photomask layout
Synergistic multiple bit error correction for memory of array chips
Substrate having a planarization layer and method of manufacture therefor, substrate for electro-optical device, electro-optical device, and electronic apparatus