Resources Contact Us Home
Faucet and handle set
D538401 Faucet and handle set
Patent Drawings:Drawing: D538401-2    Drawing: D538401-3    Drawing: D538401-4    Drawing: D538401-5    Drawing: D538401-6    Drawing: D538401-7    
« 1 »

(6 images)

Inventor: Miyamoto
Date Issued: March 13, 2007
Application: D/255,842
Filed: March 14, 2006
Inventors: Miyamoto; Takeaki (Kitakyushu, JP)
Assignee: Toto Ltd. (Kitakyushu, JP)
Primary Examiner: Zarfas; Louis S.
Assistant Examiner: Andoll; Gregory
Attorney Or Agent: Birch Stewart, Kolasch & Birch, LLP
U.S. Class: D23/241; D23/242
Field Of Search: D23/238; D23/239; D23/240; D23/241; D23/242; D23/243; D23/244; D23/245; D23/246; D23/247; D23/248; D23/249; D23/250; D23/251; D23/252; D23/253; D23/254; D23/255; D23/256; D23/257; 4/675; 4/676; 4/677; 4/678; 137/801
International Class:
U.S Patent Documents: D286562; D517655
Foreign Patent Documents:
Other References:

Claim: CLAIM The ornamental design for a faucet and handle set, as shown and described.
Description: FIG. 1 is a perspective view of the top, front and right side of a faucet and handle set showing my new design;

FIG. 2 is a front view thereof;

FIG. 3 is a rear view thereof;

FIG. 4 is a left side view thereof;

FIG. 5 is a right side view thereof;

FIG. 6 is a top plan view thereof; and,

FIG. 7 is a bottom view thereof.

* * * * *
  Recently Added Patents
Storage system with LU-setting function
LED-array package
Identifying a characteristic of an individual utilizing facial recognition and providing a display for the individual
Method for detection and characterization of a microorganism in a sample using time-dependent intrinsic fluorescence measurements
Semiconductor device with an amorphous semi-insulating layer, temperature sensor, and method of manufacturing a semiconductor device
Combination therapy to enhance NK cell mediated cytotoxicity
Automated top-down multi-abstraction infrastructure performance analytics -network infrastructure-as-a-service perspective
  Randomly Featured Patents
Reduction of voltage stress across a gate oxide and across a junction within a high voltage transistor of an erasable memory device
Lead frame for a semiconductor device and a semiconductor device incorporating the lead frame
Restartable spanning tree for high availability network systems
Translucent resin wall system
Packaged sponge or porous polymeric products
Juvenile tray
Downloading software from a server to a client
Torque transfer device with adjustment apparatus
Tool for dispensing plastic fasteners
Heat shield element for lining a combustion chamber wall, combustion chamber and gas turbine