Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Necklace with pendant
D516933 Necklace with pendant

Patent Drawings:
Inventor: Armani
Date Issued: March 14, 2006
Application: D/176,550
Filed: February 25, 2003
Inventors: Armani; Giorgio (Milan, IT)
Assignee: Giorgio Armani S.p.A. (Milan, IT)
Primary Examiner: Zarfas; Louis S.
Assistant Examiner: Levy; Melanie
Attorney Or Agent: Dubno; Herbert
U.S. Class: D11/7; D11/79
Field Of Search: D11/1; D11/2; D11/3; D11/7; D11/8; D11/9; D11/10; D11/11; D11/17; D11/43; D11/44; D11/45; D11/48; D11/49; D11/40; D11/41; D11/42; D11/43; D11/44; D11/53; D11/55; D11/56; D11/57; D11/59; D11/60; D11/63; D11/80; D11/81; D11/82; D11/83; D11/86; D11/89; D11/90; D11/91; D11/95; D11/96; D11/97; D11/99; D11/100; D11/101; D11/106; D11/114; 63/3; 63/4; 63/12; 63/13; 63/15; 63/37; 63/38; 63/18; 63/19; 63/20; 63/1.11; D3/207; D3/208; D3/209; D3/210; D3/211
International Class:
U.S Patent Documents: D153362; D160631; D161760; D163934; D316184; D426788; D453702
Foreign Patent Documents:
Other References:

Abstract:
Claim: CLAIM The ornamental design for a necklace with pendant, as shown and described.
Description: FIG. 1 is a front elevational view of a necklace with pendant showing my new design, the rear elevational view being a mirror image thereof;

FIG. 2 is an enlarged perspective front view thereof, shown broken away for ease of illustration;

FIG. 3 is a right side perspective view of FIG. 2, the left side perspective view being identical;

FIG. 4 is a top plan view of FIG. 2; and,

FIG. 5 is a bottom plan view of FIG. 2.

* * * * *
 
 
  Recently Added Patents
Memory device, in particular phase change random access memory device with transistor, and method for fabricating a memory device
Computer media synchronization player
Mounting device gas igniter
Drug administration safety label
Foam with green tea additive for foam mattresses, pillows and cushions
Electronic device and antenna thereof
Integrated hard-wired or partly hard-wired CRC generation and/or checking architecture for a physical coding sublayer in a programmable logic device
  Randomly Featured Patents
Tailgate assembly with integral steps
Constant current drive circuit with reduced transient recovery time
Emulsion oil recovery process usable in high temperature, high salinity formations
Semiconductor substrate and thin processing method for semiconductor substrate
Coordinate measuring machine construction
Compact battery charger
Voice output device, information input device, file selection device, telephone set, and program and recording medium of the same
Method for filling concave portions of concavo-convex pattern and method for manufacturing magnetic recording medium
Adjustable cargo gate system
Bracket assembly