Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Lapel pin
D515453 Lapel pin
Patent Drawings:Drawing: D515453-2    Drawing: D515453-3    Drawing: D515453-4    
« 1 »

(3 images)

Inventor: Jacob
Date Issued: February 21, 2006
Application: D/188,242
Filed: August 15, 2003
Inventors: Jacob; Catherine (Horseheads, NY)
Assignee: Life Cycle Books Ltd. (Scarborough, CA)
Primary Examiner: MacCormac; Cathy Anne
Assistant Examiner: Levy; Melanie
Attorney Or Agent: Hochberg; D. PeterMellino; SeanVieyra; Katherine R.
U.S. Class: D11/47; D11/53; D11/54
Field Of Search: D11/1; D11/2; D11/40; D11/44; D11/46; D11/47; D11/53; D11/54; D11/202; D11/213; D11/222; D11/223; D11/228; D11/32; D11/121; 63/20; D1/104; D1/109; D2/916; D6/351; D6/450; D6/591; D10/70; D10/71; D10/92; D21/766
International Class:
U.S Patent Documents: D227688; D236788; D251080; D251832; D260007; D260045; D277245; D280300; D296622; D298518; D367439; D369011; D396195; D429054; D462199; D474712
Foreign Patent Documents:
Other References:









Abstract:
Claim: CLAIM The ornamental design for a lapel pin, as shown and described.
Description: FIG. 1 is a perspective view of the lapel pin according to the invention;

FIG. 2 is a top view thereof;

FIG. 3 is a bottom view thereof;

FIG. 4 is a reduced front view thereof;

FIG. 5 is a reduced side view thereof; and,

FIG. 6 is a reduced rear view thereof.

The broken lines are for illustrative purposes only and do not form a part of the claimed design.

* * * * *
 
 
  Recently Added Patents
Methods for measuring media performance associated with adjacent track interference
SONOS stack with split nitride memory layer
Device for increasing chip testing efficiency and method thereof
Systems and methods for managing and utilizing excess corn residue
Dual-box location aware and dual-bitmap voltage domain aware on-chip variation techniques
Method and system for placing an emergency call
Managing distributed applications using structural diagrams
  Randomly Featured Patents
Torque overload clutch and clutch plate
Method for coating a surface with a layer
Process for preparing a sulfonated dispersant from petroleum asphalt fractions
Pilot valves for two-stage hydraulic devices
System and methods for improving signal/noise ratio for signal detectors
IC that efficiently replicates a function to save logic and routing resources
Methods of fabricating devices and semiconductor layers comprising cadmium mercury telluride, mercury telluride, and cadmium telluride
Coin intermittent accepting device
Diene rubber, process for producing the rubber and rubber composition containing the same
Type I surface antigen associated with staphylococcus epidermidis