Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Pad painter
D504777 Pad painter

Patent Drawings:
Inventor: Gartner
Date Issued: May 10, 2005
Application: D/198,295
Filed: January 27, 2004
Inventors: Gartner; Perry (Englewood, NJ)
Assignee:
Primary Examiner: Douglas; Alan P.
Assistant Examiner: Tabor; Lavone D.
Attorney Or Agent: Joel, Esq; Richard A.
U.S. Class: D32/52; D4/137; D4/138
Field Of Search: D4/137; D4/138; D4/199; D8/90; D8/94; D32/52; 15/143.1; 15/104.93; 15/104.94; 15/208; 15/209.1; 15/210.1; 15/210.5; 15/229.13; 15/235.4; 15/244.1; 451/344; 451/490; 451/523; 451/524; 451/526
International Class:
U.S Patent Documents: 227438; D198563; 5134745; 5678277; D394958; 5823862
Foreign Patent Documents:
Other References:

Abstract:
Claim: The ornamental design for a pad painter, as shown and described.
Description: FIG. 1 is a front perspective view of the invention;

FIG. 2 is a rear perspective view of the invention;

FIG. 3 is a side view of one side of the invention;

FIG. 4 is a top view of the invention;

FIG. 5 is a side view of the other side of the invention; and,

FIG. 6 is a front view of the invention.

The broken line structure shown in all of the views is for illustrative purposes only and forms no part of the claimed design.

* * * * *
 
 
  Recently Added Patents
Twist connector
Door
Subscription-based priority interactive help services on the internet
Photoelectric conversion device and method of manufacturing the device
Exposure apparatus
Thymic stromal lymphopoietin receptor molecules and uses thereof
Micro wave cellular architecture
  Randomly Featured Patents
Displacement information measuring apparatus
Padded frame
X-ray image sensor
Lactobacillus casei (BP-4442)
Method for correcting errors in transfer of information
Liquid developer cleaning means
Method of manufacturing a semiconductor integrated circuit device
Tire building system
System and method for encoding objects
High speed, scalable microcode based instruction decoder for processors using split microROM access, dynamic generic microinstructions, and microcode with predecoded instruction information