Resources Contact Us Home
Gripping tool
D486704 Gripping tool
Patent Drawings:Drawing: D486704-2    Drawing: D486704-3    
« 1 »

(2 images)

Inventor: Marshall, et al.
Date Issued: February 17, 2004
Application: D/152,548
Filed: December 20, 2001
Inventors: Marshall; Michael Joseph (Fords Farm, Calcot, Reading, Berkshire, RG31 7YX, GB)
Wilkinson; Andrew David (Tilehurst, Reading, Berkshire, RG31 5BB, GB)
Primary Examiner: Baynham; Holly
Assistant Examiner:
Attorney Or Agent: Westman, Champlin & Kelly, P.A.
U.S. Class: D8/14
Field Of Search: D8/14; 279/36; 29/264
International Class:
U.S Patent Documents: 542448; 1011227; 5052250
Foreign Patent Documents:
Other References:

Claim: The ornamental design for a gripping tool, as shown and described.
Description: FIG. 1 is a rear perspective view of a gripping tool embodying our new design;

FIG. 2 is a front perspective view thereof;

FIG. 3 is a left side elevational perspective view thereof the right side elevational view being a mirror image of the right side; and,

FIG. 4 is a top plan view thereof, the bottom plan view being a mirror image of the top plan view.

* * * * *
  Recently Added Patents
Wine bottle
Regenerative braking control to mitigate powertrain oscillation
Organic electroluminescence device
Mask and method for forming the mask
Monitoring device, monitoring method and non-transitory computer readable medium
Facility to reuse paper
Method of publicly displaying a person's relationship status
  Randomly Featured Patents
Devices for collecting bales of straw or other materials
Process for producing uncrosslinked polypropylene-based resin foam sheets and uncrosslinked polypropylene-based resin foam sheets
Cylinder lubricant for a two-stroke marine engine
Expansion washer
Card containing a component and a micromodule having side contacts
Pari-mutuel gaming system and method of using same
Ultraviolet nail curing device
Organic light emitting display device
Signalling of bouquet information in a digital transmission system
Methods for producing equivalent logic designs for FPGAs and structured ASIC devices