Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Column
D430313 Column

Patent Drawings:
Inventor: Webb
Date Issued: August 29, 2000
Application: D/118,506
Filed: February 10, 2000
Inventors: Webb; Larry D. (San Diego, CA)
Assignee: Jack In The Box, Inc. (San Diego, CA)
Primary Examiner: Clark; Doris
Assistant Examiner:
Attorney Or Agent: Pratt; John S.Globerman; Kyle M. Kilpatrick Stockton LLP
U.S. Class: D25/126
Field Of Search: D25/126; D25/128; 52/737.1; 52/720.1; 52/301; 52/2.21
International Class:
U.S Patent Documents: D410553
Foreign Patent Documents:
Other References:

Abstract:
Claim: The ornamental design for a column, as shown and described.
Description: FIG. 1 is a perspective view showing one side of the column design of the present invention.

FIG. 2 is a side elevation view of the column in FIG. 1, the opposite side of which is identical.

FIG. 3 is a top plan view of the column shown in FIG. 1; and,

FIG. 4 is a bottom plan view of the column shown in FIG. 1.

The interior broken lines of the column are for illustrative purposes only, and for no part of the claimed design.

* * * * *
 
 
  Recently Added Patents
System and method for controlling distribution of network communications
Method and system for updating network presence records at a rate dependent on network load
Bottle
X-siding jig
Vehicle mirror
Determining power consumption in IT networks
Automated website update method and system
  Randomly Featured Patents
Convertible loading and shipping pouch and mounting means for automated photographic customer order sorting device
Enantiomeric enrichment of cyanohydrins
Reclosable package fitment having rear intrusion and front spout lift
Retrofittable vapor source for vacuum metallizing utilizing spatter reduction means
Sense amplifier power supply circuit
Image-holding member with a curable epoxyacrylate resin insulating layer
Circuit breaker with integral testing unit
Cutting and laminating apparatus for producing reinforced web
System for synchronizing digital bit stream for telecommunication system
Low noise 3V/5V CMOS bias circuit