Resources Contact Us Home
Cable end connector
D422560 Cable end connector
Patent Drawings:Drawing: D422560-2    Drawing: D422560-3    Drawing: D422560-4    Drawing: D422560-5    Drawing: D422560-6    Drawing: D422560-7    
« 1 »

(6 images)

Inventor: Lok
Date Issued: April 11, 2000
Application: D/107,715
Filed: July 12, 1999
Inventors: Lok; Gordon (Montebello, CA)
Assignee: Hon Hai Precision Ind. Co., Ltd. (Taipei Hsien, TW)
Primary Examiner: Sincavage; Joel
Assistant Examiner:
Attorney Or Agent: Chung; Wei Te
U.S. Class: D13/147
Field Of Search: D13/146; D13/147; 439/352; 439/353; 439/358; 439/607; 439/610; 439/686
International Class:
U.S Patent Documents: D385255; 5435744; 5634809; 5660558; 5816841; 5934942
Foreign Patent Documents:
Other References:

Claim: The ornamental design for a cable end connector, as shown.
Description: FIG. 1 is a perspective view of a cable end connector showing my new design;

FIG. 2 is a front view thereof;

FIG. 3 is a rear view thereof;

FIG. 4 is a left side elevational view thereof;

FIG. 5 is a right side elevational view thereof;

FIG. 6 is a top view thereof; and,

FIG. 7 is a bottom view thereof.

* * * * *
  Recently Added Patents
Interface circuit and interface system
Method and system for streaming digital video content to a client in a digital video network
Liquid crystal shutter glasses
Wild card auto completion
Relative pose estimation of non-overlapping cameras using the motion of subjects in the camera fields of view
Multiple-frequency inversion method and control apparatus for internal combustion engine driven generator
Data driver and liquid crystal display device using the same
  Randomly Featured Patents
Imaging apparatus and methods
Sensors based on giant planar hall effect in dilute magnetic semiconductors
Bis(hydroxymethylfurfuryl)butylamine and method of preparation
Safety strip for wire hook fasteners
Monoclonal antibodies specific for human glycoalbumin
Magnetoresistive element including heusler alloy layer
Conveying arrangement for conveying textile cans
Methods for fabricating CMOS integrated circuits including source/drain compensating regions
Die channel design with anti-die lodging provision
High capacity tieback installation method