Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Appliance plug
D421960 Appliance plug
Patent Drawings:Drawing: D421960-2    Drawing: D421960-3    Drawing: D421960-4    Drawing: D421960-5    
« 1 »

(4 images)

Inventor: Savicki, Jr., et al.
Date Issued: March 28, 2000
Application: D/105,900
Filed: June 3, 1999
Inventors: Savicki, Jr.; Gerald R. (Syracuse, NY)
Waite; John R. (Manlius, NY)
Assignee: Pass & Seymour, Inc. (Solvay, NY)
Primary Examiner: Lucas; Susan J.
Assistant Examiner: Rivard; Jennifer
Attorney Or Agent: Harter, Secrest & Emery LLPSalai; Stephen B.
U.S. Class: D13/138.2
Field Of Search: ; D13/137.1; D13/138.1; D13/145; 439/106; 439/448; 439/451; 439/733.1; 439/483; 439/657; 439/692
International Class:
U.S Patent Documents: D355408; D413861; 2301258
Foreign Patent Documents:
Other References:









Abstract:
Claim: The ornamental design for an appliance plug, as shown and described.
Description: FIG. 1 is a rear elevation of an appliance plug, showing my new design;

FIG. 2 is a left side view thereof with the electrical prongs, which form no part of the invention, shown in phantom;

FIG. 3 is a right side elevation thereof;

FIG. 4 is a front elevation view, which is the same for both embodiments;

FIG. 5 is a bottom plan view, which is the same for both embodiments;

FIG. 6 is a top plan view, which is the same for both embodiments;

FIG. 7 is a rear elevation of the second embodiment of the invention; and,

FIG. 8 is a left side elevation thereof with the electrical prongs, which form no part of the invention, shown in phantom. The right side elevation view is a mirror image thereof.

* * * * *
 
 
  Recently Added Patents
Systems and methods for assigning a template to an existing network configuration
Interleaving charge pumps for programmable memories
Method for manufacturing semiconductor element and semiconductor device, and deposition apparatus
Fused thiazole derivatives as kinase inhibitors
Regulating a supply voltage provided to a load circuit
Analysis of stress impact on transistor performance
Roll of continuous web of optical film laminate and production method therefor
  Randomly Featured Patents
Window attachment clip component
System and method for recovering from endpoint failure in a communication session
Apparatuses, systems, and methods for facilitating optical communication between electronic devices
Non-receptor mediated imaging agents
Single event upset (SEU) hardened static random access memory cell
Digital filter for pulse code modulation signals
Normally-off integrated JFET power switches in wide bandgap semiconductors and methods of making
Method and system for mirroring dropped packets
System and method for treating landfill gas using landfill leachate
Methods to control appearance of gloss levels for printed text and images