Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Reflector
D388725 Reflector
Patent Drawings:Drawing: D388725-2    
« 1 »

(1 images)

Inventor: Estrada
Date Issued: January 6, 1998
Application: D/038,805
Filed: May 15, 1995
Inventors: Estrada; Luis A. (Los Angeles, CA)
Assignee:
Primary Examiner: Jackson; Marcus A.
Assistant Examiner:
Attorney Or Agent: Tyson; Timothy T. Freilich, Hornbaker & Rosen
U.S. Class: D10/111
Field Of Search: D10/104; D10/109; D10/111; D10/114; 359/523; 359/524; 359/519; 359/520; 359/527; 359/528; 359/526
International Class:
U.S Patent Documents: D263287; D309869; D369568; D374409
Foreign Patent Documents:
Other References:









Abstract:
Claim: The ornamental design for a reflector, as shown and described.
Description: FIG. 1 is a front elevational view of a reflector showing my new design;

FIG. 2 is a side elevational view thereof, with the opposite side being a mirror image;

FIG. 3 is a top plan view thereof, the bottom plan view being the same; and,

FIG. 4 is a rear elevational view thereof.

* * * * *
 
 
  Recently Added Patents
Vacuum cleaner filter adapter ring
Plants and seeds of hybrid corn variety CH260114
Processor micro-architecture for compute, save or restore multiple registers, devices, systems, methods and processes of manufacture
Latch-up free ESD protection
Data driver and liquid crystal display device using the same
Accordion bioreactor
Hardware/software debugging using memory access parameters
  Randomly Featured Patents
Method of treating boron-containing steel
Aspiration tip for a cautery handpiece
Damping arrangement
Method for at-speed testing of memory interface using scan
Solution bottle
Circuit arrangement for the selective operation of at least two electric machines
Control device for monitoring the passage of two superimposed paper webs in a paper processing machine
Method for making nitrogenated gate structure for improved transistor performance
Multiphasic absorbable compositions of segmented l-lactide copolymers
Interconnection structure for integrated circuits and method for making same