Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Bed
D372809 Bed
Patent Drawings:Drawing: D372809-2    Drawing: D372809-3    
« 1 »

(2 images)

Inventor: Keller
Date Issued: August 20, 1996
Application: D/028,133
Filed: September 8, 1994
Inventors: Keller; H. Thomas (High Point, NC)
Assignee: Henredon Furniture Industries, Inc. (Morganton, NC)
Primary Examiner: Seeger; Janice E.
Assistant Examiner:
Attorney Or Agent: Zarins; Edgar A.Sutherland; Malcolm L.
U.S. Class: D6/389; D6/393
Field Of Search: D6/382; D6/383; D6/388; D6/389; D6/390; D6/391; D6/392; D6/393; D6/394; D6/395; D6/505; D6/506; D6/507; D6/508; 5/53.1; 5/279.1
International Class:
U.S Patent Documents: 20097; D82120; D345263; D345659; D353949
Foreign Patent Documents:
Other References: Woodward and Lothrop Directions, p. 31, bed at top..









Abstract:
Claim: The ornamental design for a bed, as shown and described.
Description: FIG. 1 is a perspective view of a bed showing my new design;

FIG. 2 is a side elevational view thereof;

FIG. 3 is a front elevational view thereof;

FIG. 4 is a top plan view thereof; and,

FIG. 5 is a cross-sectional view of the headboard taken along lines 5--5 of FIG. 3.

The rear of the headboard is flat and unornamented.

* * * * *
 
 
  Recently Added Patents
Specification of latency in programmable device configuration
Method and system for migrating object update messages through synchronous data propagation
Header rail for a shower screen or the like
Liquid crystal display
Self-service administration of a database
Display for gloves
Real-image zoom viewfinder and imaging apparatus
  Randomly Featured Patents
Vehicle acoustic damping and decoupling system
Cementitious compositions having fast-setting properties and inhibited shrinkage
Insulated substrate for flip-chip integrated circuit device
Multi-pitch paper and image handling on seamed belt
Method of operating a random access memory device having a plurality of pairs of memory cells as the memory device
Dielectric resin composition and multilayer circuit board comprising dielectric layers formed therefrom
Zero visibility surface traffic control system
Jaw locking mechanism for lathe chucks having a soft jaw, a master jaw and a key block
Collision mitigation methods used in a communication system
Memory cell having a shared programming gate