Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Bike frame
D365048 Bike frame
Patent Drawings:Drawing: D365048-2    Drawing: D365048-3    Drawing: D365048-4    Drawing: D365048-5    
« 1 »

(4 images)

Inventor: Fang
Date Issued: December 12, 1995
Application: D/028,384
Filed: September 13, 1994
Inventors: Fang; Mu-Tung (Tainan, TW)
Assignee: Yuh Jiun Industrial Co., Ltd. (Tainan City, TW)
Primary Examiner: Word; A. Hugo
Assistant Examiner: Brown; M.
Attorney Or Agent: Rosenberg; Morton J.Klein; David I.
U.S. Class: D12/111
Field Of Search: D12/111; D12/114; D12/117; 280/281.1; 280/288.1; 280/288.2; 280/288.3
International Class:
U.S Patent Documents: D246170; D291292; D343599; D345325; D359467
Foreign Patent Documents:
Other References:









Abstract:
Claim: The ornamental design for a bike frame, as shown and described.
Description: FIG. 1 is a perspective view of a bike frame showing my present design;

FIG. 2 is a front view thereof;

FIG. 3 is a rear view thereof;

FIG. 4 is a left view thereof;

FIG. 5 is a right view thereof;

FIG. 6 is a top plan view thereof; and,

FIG. 7 is a bottom plan view.

* * * * *
 
 
  Recently Added Patents
Sheet coil type resolver
Monitoring of undesirable fluid ingress into subsea control modules
Synthesized interoperable communications
Event-associating software application for accessing digital media
High density vertical structure nitride flash memory
Compositions, organisms, systems, and methods for expressing a gene product in plants using SCBV expression control sequences operable in monocots and dicots
Chair
  Randomly Featured Patents
Soybean variety XB23K11
Instrument panel
Lawn mower lawn trimmer assembly
System for computing machine parameters of an induction machine
Methods of contacting .beta. amyloid protein with VEGF
Receptor coupling agents and compositions thereof
Film strip cleaner apparatus
Aminoalkyl ethers of phenols as anticancer agents for the breast and colon
Integrated circuit device and electronic instrument
Data output circuit and method in DDR synchronous semiconductor device