Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Sleeping Mrs. Santa Claus figure
D359707 Sleeping Mrs. Santa Claus figure
Patent Drawings:Drawing: D359707-2    Drawing: D359707-3    Drawing: D359707-4    
« 1 »

(3 images)

Inventor: Cohen
Date Issued: June 27, 1995
Application: D/019,679
Filed: March 8, 1994
Inventors: Cohen; Seymour (Jericho, NY)
Assignee: Telco Creations, Inc. (Hicksville, NY)
Primary Examiner: Simone; Dominic
Assistant Examiner:
Attorney Or Agent: Smolowitz; Martin
U.S. Class: D11/129; D21/638
Field Of Search: D11/121; D11/129; D11/160; D21/171; D21/179; 40/411; 40/414; 40/423
International Class:
U.S Patent Documents: D167442; D245362; D283147
Foreign Patent Documents:
Other References:









Abstract:
Claim: The ornamental design of a sleeping Mrs. Santa Claus figure, as shown and described.
Description: FIG. 1 is a top plan view of a sleeping Mrs. Santa Claus figure showing my new design;

FIG. 2 is a right side elevational view thereof;

FIG. 3 is a left side elevational view thereof;

FIG. 4 is a front elevational view thereof;

FIG. 5 is a rear elevational view thereof; and,

FIG. 6 is a bottom plan view thereof.

* * * * *
 
 
  Recently Added Patents
High-resolution ranging and location finding using multicarrier signals
Method of creating animatable digital clone from multi-view images
Image processing apparatus and image processing method
Leg mounted portable computer
Poloxamer foamable pharmaceutical compositions with active agents and/or therapeutic cells and uses
Image forming apparatus and information processing apparatus
Formwork release composition and use thereof
  Randomly Featured Patents
Arylcyclopropylcarboxylic amides as potassium channel openers
Totally implantable cochlear prosthesis
Guide for solid ink stick feed
Tray input-output module
Method and apparatus for producing foil bags
Boring attachment for radial arm saws
High temperature voltage regulator circuit
Pentagonal shaped tweezer device
Raft inflation valve
Memory integrated circuits having on-chip topology logic driver, and methods for testing and producing such memory integrated circuits