Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Electric grounding stud
D355888 Electric grounding stud
Patent Drawings:Drawing: D355888-2    Drawing: D355888-3    
« 1 »

(2 images)

Inventor: Deleo
Date Issued: February 28, 1995
Application: D/012,329
Filed: August 30, 1993
Inventors: Deleo; John (Southington, CT)
Assignee:
Primary Examiner: Sincavage; Joel
Assistant Examiner:
Attorney Or Agent:
U.S. Class: D13/133
Field Of Search: D13/133; 174/51; 439/92; 439/95; 439/100
International Class:
U.S Patent Documents: D312446; 4859192; 4887970; 4941834
Foreign Patent Documents: 1169055
Other References:









Abstract:
Claim: The ornamental design for an electric grounding stud, as shown and described.
Description: FIG. 1 is a front and upper left perspective view of the electric stud according to the invention;

FIG. 2 is a left side elevational view thereof;

FIG. 3 is a front elevational view thereof;

FIG. 4 is a top plan view thereof, the bottom plan view being a mirror image;

FIG. 5 is a rear elevational view thereof; and,

FIG. 6 is a right side elevational view thereof.

* * * * *
 
 
  Recently Added Patents
System and method for managing investment funds
Apparatus and method for performing lawful intercept in group calls
Semiconductor device
Phase-change memory device having multiple diodes
Register files for a digital signal processor operating in an interleaved multi-threaded environment
Method to quantify siRNAs, miRNAs and polymorphic miRNAs
Interconnect, bus system with interconnect and bus system operating method
  Randomly Featured Patents
Vertical resonator laser diode and method for producing it
Ground rod connector
Method for manufacturing discharge port member and method for manufacturing liquid discharge head
Bone cutting guides with transparent portions for use in the implantation of prosthetic joint components
Waste water and sludge treatment apparatus
Echo ranging pulse discrimination circuit
Method and apparatus of removal of intravascular blockages
Method of fabricating semiconductor device employing selectivity poly deposition
Semiconductor memory device for internally controlling strength of output driver
Desk-top container