Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Glove
D324606 Glove
Patent Drawings:Drawing: D324606-2    Drawing: D324606-3    
« 1 »

(2 images)

Inventor: Strauss
Date Issued: March 17, 1992
Application: 07/470,038
Filed: January 24, 1990
Inventors: Strauss; Isidore (Clark, NJ)
Assignee: Miller Harness Company, Inc. (East Rutherford, NJ)
Primary Examiner: Word; A. Hugo
Assistant Examiner: Allen; Paula
Attorney Or Agent: Lerner, David, Littenberg, Krumholz & Mentlik
U.S. Class: D2/617
Field Of Search: D2/617; D2/616; 2/159; 2/161A; 2/161R; 2/167; 2/195; D29/20; D29/22
International Class:
U.S Patent Documents: 4051552; 4691388; 4751750
Foreign Patent Documents: 172239
Other References:









Abstract:
Claim: The ornamental design for a glove, as shown and described.
Description: FIG. 1 is a front perspective view of a glove showing my new design;

FIG. 2 is a rear perspective view thereof;

FIG. 3 is a front elevational view thereof;

FIG. 4 is a rear elevational view thereof; and

FIG. 5 is a top plan view thereof.

* * * * *
 
 
  Recently Added Patents
Phone messaging using audio streams
Crystal structure of human JAK3 kinase domain complex and binding pockets thereof
Quaternary chalcogenide wafers
Display for displaying three-dimensional images and method for displaying three-dimensional images
Digital display
Apoptosis inductor extracted from potato, potato foodstuff containing the inductor, and processed product thereof
Compression molding method and reinforced thermoplastic parts molded thereby
  Randomly Featured Patents
Network repository service directory for efficient web crawling
Disk brake provided with an improved device for measuring the normal applied force
Double barrel dispensing container and cap therefor
Liquid carton waste material recycling process and apparatus for recycling liquid carton waste material
Method and apparatus for qualifying debug operation using source information
Differential charge pump
Bath for animals
Cascaded multiple internal phase-locked loops for synchronization of hierarchically distinct chipset components and subsystems
Heating and cooling efficiency control
Peripheral interface alert message for downstream device