Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Light timer
D321667 Light timer
Patent Drawings:Drawing: D321667-2    Drawing: D321667-3    
« 1 »

(2 images)

Inventor: Baker, Jr.
Date Issued: November 19, 1991
Application: 07/369,275
Filed: June 21, 1989
Inventors: Baker, Jr.; Thomas G. (University City, MO)
Assignee:
Primary Examiner: Holtje; Nelson C.
Assistant Examiner:
Attorney Or Agent: Gerstein; Terry M.
U.S. Class: D10/40; D13/169; D8/350
Field Of Search: ; D10/30; D10/40; D10/2; D8/300; D8/351; D13/32; 368/107; 368/108; 368/109; 368/110; 368/111; 368/112; 368/113; 368/10; 307/141; 307/141.4
International Class:
U.S Patent Documents: D70108; D229478; D242523; D261227; D304442; 2505985; 2905776; 2937247; 3889132; 4002925; 4360739
Foreign Patent Documents:
Other References:









Abstract:
Claim: The ornamental design for a light timer, as shown and described.
Description: FIG. 1 is a perspective view of the light timer embodying the design of the present invention.

FIG. 2 is a front elevational view thereof.

FIG. 3 is a top plan view thereof.

FIG. 4 is a side elevational view thereof, it being noted that the other side is identical to the side shown in FIG. 4.

* * * * *
 
 
  Recently Added Patents
Ranging method and apparatus in passive optical network
Radio transmitter and radio receiver with channel condition assessment
Composite aircraft floor system
Piperazinyl methyl phenyl cyclohexane compound
LED light source lamp having drive circuit arranged in outer periphery of LED light source
Variety corn line NPAA2720
Wrench
  Randomly Featured Patents
Three-dimensional periodic structure and fabrication method thereof
Motorcycle garage
Solid lipophilic composition and process for its preparation
Apparatus and method for phase-buffering on a bit-by-bit basis using control queues
Low inductance inverter
Inkjet cartridge detection and switching apparatus
Modular power source for walk-behind mower
Print tone measuring method
Riveting method expanding a work counterbore
Structure and method to integrate dual silicide with dual stress liner to improve CMOS performance