Resources Contact Us Home
Electronic calculator
D290373 Electronic calculator
Patent Drawings:Drawing: D290373-2    Drawing: D290373-3    
« 1 »

(2 images)

Inventor: Yubisui, et al.
Date Issued: June 16, 1987
Application: 06/692,905
Filed: January 18, 1985
Inventors: Sakaguchi; Hiroshi (Osaka, JP)
Yubisui; Takahisa (Osaka, JP)
Assignee: Sharp Corporation (Osaka, JP)
Primary Examiner: Zarfas; Louis S.
Assistant Examiner:
Attorney Or Agent: Flehr, Hohbach, Test, Albritton & Herbert
U.S. Class: D18/7
Field Of Search: D18/2; D18/6; D18/7; D18/8; D18/11; 364/706; 364/707; 364/708; 364/709; 364/710; 200/5A
International Class:
U.S Patent Documents: D258664; D275964; D277681
Foreign Patent Documents:
Other References:

Claim: The ornamental design for an electronic calculator, as shown and described.
Description: FIG. 1 is a perspective view of the electronic calculator with leg extended showing our new design;

FIG. 2 is a front elevational view thereof;

FIG. 3 is a rear elevational view thereof;

FIG. 4 is a top plan view thereof;

FIG. 5 is a bottom plan view thereof;

FIG. 6 is a right side elevational view thereof; and

FIG. 7 is a left side elevational view thereof.

* * * * *
  Recently Added Patents
Organic light-emitting display and method of manufacturing the same
Disk-based storage device having read channel memory that is selectively accessible to disk controller
Methods and apparatus for voltage selection for a MOSFET switch device
Image capture and identification system and process
Compounds for nonsense suppression and methods for their use
Establishing a social network
Re-establishing push notification channels via user identifiers
  Randomly Featured Patents
Compounds and method for preparing substituted 4-phenyl-4-cyanocyclohexanoic acids
Recovery of and uses of specific binding agents
Disposable absorbent articles having a windowed sensor
Dial control with LED light ring
Federation of naming contexts across multiple and/or diverse underlying directory technologies
Failure analysis system for printed circuit board and method using the same
Semiconductor memory device having signal generating circuitry for sequentially refreshing memory cells in each memory cell block in a self-refresh mode
Lock mechanism for press shutheight adjustment
Biased scavenging grid for electrographic apparatus
Piston biasing means