Resources Contact Us Home
Mouthpiece for a spirometer device
D281011 Mouthpiece for a spirometer device
Patent Drawings:Drawing: D281011-2    
« 1 »

(1 images)

Inventor: Helfer
Date Issued: October 15, 1985
Application: 06/418,319
Filed: September 15, 1982
Inventors: Helfer; Joel N. (Cheshire, CT)
Assignee: Chesebrough-Pond's Inc. (Greenwich, CT)
Primary Examiner: Word; A. Hugo
Assistant Examiner:
Attorney Or Agent: Kurtz; Melvin H.
U.S. Class: D24/110
Field Of Search: D24/17; D24/31; D24/29; D24/25; D24/34; D24/36; D24/52; D24/38; D24/53; D24/8; 422/102; 422/99; 220/20; 356/246; 128/760; 128/203.15; 128/207.14; 128/206.11; 128/200.21; 128/200.18; 128/200.17; 128/200.23; 128/204.13; 128/205.23; 128/204.18
International Class:
U.S Patent Documents: 895606; 3457917; 3749087; 4282883
Foreign Patent Documents: 158696
Other References:

Claim: The ornamental design for a mouthpiece for a spirometer device, substantially as shown and described.
Description: FIG. 1 is a perspectiive view of a mouthpiece for a spirometer device showing my new design;

FIG. 2 is a side elevated view of the mouthpiece depicted in FIG. 1;

FIG. 3 is a end view of the mouthpiece of FIG. 1; and

FIG. 4 is a view of the opposite end thereof.

* * * * *
  Recently Added Patents
Pre-colored methodology of multiple patterning
Gate timing for short servo wedge in disk memory systems
Positive electrode for secondary battery, and secondary battery
Anti-infective derivatives, method for the production thereof, pharmaceutical compositions containing same and uses of said derivatives in treatment
Memory access monitoring method and device
System and method for operating an electric power converter
Self-service channel marketplace
  Randomly Featured Patents
Butt type contact terminal
Checking an ESD behavior of integrated circuits on the circuit level
Loin puller with two separate cutting blades
Polynucleotide and polypeptide sequences of Canine Cathepsin S
Solids quench boiler and process
AC evaluation equipment for an IC tester
Crossed power strapped layout for full CMOS circuit design
High voltage MOSFET having doped buried layer
Underfill applications using film technology
Method for manufacturing single crystal semiconductor