Resources Contact Us Home
Set of stackable chess pieces
D277015 Set of stackable chess pieces
Patent Drawings:Drawing: D277015-2    
« 1 »

(1 images)

Inventor: Elliott
Date Issued: January 1, 1985
Application: 06/399,651
Filed: July 19, 1982
Inventors: Elliott; Arthur (00189 Rome, IT)
Primary Examiner: Feifer; Melvin B.
Assistant Examiner:
Attorney Or Agent: Beveridge, DeGrandi & Kline
U.S. Class: D21/389
Field Of Search: D21/52; 273/290; 273/260; 273/288
International Class:
U.S Patent Documents: D211590
Foreign Patent Documents:
Other References: Industrial Design, Apr. 1970, p. 10, upper right, Chess Set..
Home Furnishings Daily, 5/6/68, front page, Chess Set..

Claim: The ornamental design for a set of stackable chess pieces, as shown and described.
Description: FIG. 1 is a front perspective of a set of stackable chess pieces showing my new design;

FIG. 2 is a rear perspective thereof;

FIG. 3 is a view of the chess pieces in a stacked horizontal arrangement; and

FIG. 4 is a view of the chess pieces in a stacked vertical arrangement.

* * * * *
  Recently Added Patents
Semiconductor device and method of forming interconnect structure with conductive pads having expanded interconnect surface area for enhanced interconnection properties
MiR 204, miR 211, their anti-miRs, and therapeutic uses of same
Semiconductor device, integrated circuit and method of manufacturing an integrated circuit
Assembly for providing an aligned stack of two or more modules and a lithography system or a microscopy system comprising such an assembly
Light-emitting device package and method of manufacturing the same
Turbulence sensor and blade condition sensor system
  Randomly Featured Patents
Method and apparatus for forward power control in a communication system
Method for producing powder paints
Deposition apparatus
Apparatus and method for controlled pelletization processing
Transfer device and conveyor equipped with the same
Systems and methods for generating media based on player action in an interactive video gaming environment
Process for the synthesis of perfluorobutadiene
Instruction decoder utilizing a low power PLA that powers up both AND and OR planes only when successful instruction fetch signal is provided
Magnetoresistor die composed of two reference mangetoresistors and a linear displacement sensing magnetoresistor
FinFET transistor with high-voltage capability and CMOS-compatible method for fabricating the same