Resources Contact Us Home
Desk tray
D274066 Desk tray
Patent Drawings:Drawing: D274066-2    Drawing: D274066-3    Drawing: D274066-4    
« 1 »

(3 images)

Inventor: Evenson
Date Issued: May 29, 1984
Application: 06/368,713
Filed: April 15, 1982
Inventors: Evenson; Mel (San Pedro, CA)
Assignee: Eldon Industries, Inc. (Inglewood, CA)
Primary Examiner: Word; George P.
Assistant Examiner:
Attorney Or Agent: O'Brian; Edward D.Boswell; K. H.
U.S. Class: D19/92
Field Of Search: D19/90; D19/91; D19/92; 206/503; 206/425; 211/126
International Class:
U.S Patent Documents: D220014; D253627; D267656; D269017
Foreign Patent Documents:
Other References:

Claim: The ornamental design for a desk tray, substantially as shown and described.
Description: FIG. 1 is a perspective view of a desk tray showing my new design;

FIG. 2 is a top plan view thereof;

FIG. 3 is a front elevational view thereof;

FIG. 4 is an elevational view of the left side thereof;

FIG. 5 is an elevational view of the right side thereof;

FIG. 6 is a rear elevational view thereof; and

FIG. 7 is a bottom plan view thereof.

* * * * *
  Recently Added Patents
Towel clip
Modulators of cystic fibrosis transmembrane conductance regulator
Seat post having a non-uniform cross-section
Scalable packet processing systems and methods
Electronic control apparatus
Recording medium, playback device, integrated circuit
Image forming apparatus, control method, and storage medium
  Randomly Featured Patents
Camera and camera system capable of changing gain value and exposure time
Weight generation method for multi-antenna communication systems utilizing RF-based and baseband signal weighting and combining
Composition comprising a gastrin/CCK receptor ligand and an EGF receptor ligand
Plier-like implement
Tunable add drop optical filtering method and apparatus
Prepreg for printed circuit board and substrate for printed circuit using said prepreg
Method of increasing the total fat content of milk
Pacer lead with bipolar electrode
Method for controlling the etching profile of a layer of an integrated circuit