Resources Contact Us Home
Hair treatment iron
D256169 Hair treatment iron
Patent Drawings:Drawing: D256169-2    
« 1 »

(1 images)

Inventor: Cusenza
Date Issued: July 29, 1980
Application: 05/881,886
Filed: February 27, 1978
Inventors: Cusenza; John (Chatsworth, CA)
Primary Examiner: Zarfas; Louis S.
Assistant Examiner:
Attorney Or Agent: Spensley; W. Robert
U.S. Class: D28/35
Field Of Search: D28/35; D28/38; 219/222; 219/225; 219/226; 132/7; 132/9; 132/32R; 132/32A; 132/37R
International Class:
U.S Patent Documents: D227189; 1449632; 1465838
Foreign Patent Documents:
Other References: Modern Beauty Shop, Apr. 1975, p. 74-Sebastian Hair Iron at top right..

Claim: The ornamental design for a hair treatment iron, as shown.
Description: FIG. 1 is a right side elevational view of a hair treatment iron showing my new design;

FIG. 2 is a left side elevational view thereof;

FIG. 3 is a front elevational view thereof;

FIG. 4 is a rear elevational view thereof; and

FIG. 5 is a top plan view thereof.

* * * * *
  Recently Added Patents
Identifying a characteristic of an individual utilizing facial recognition and providing a display for the individual
Modulation of HSP47 expression
Method to prevent hyper frame number de-synchronization in a wireless communication system
Pet fish burial pod
Image surveillance system and method of detecting whether object is left behind or taken away
Methods and devices for detecting and measuring environmental conditions in high performance device packages
Using rule induction to identify emerging trends in unstructured text streams
  Randomly Featured Patents
Methods of forming nonvolatile memory devices using improved masking techniques
Electronic card system and method
Melanocortin-4 receptor gene and use as a genetic marker for fat content, weight gain, and/or feed consumption of animals
Vacuum curettage device
Method for drilling and completing oil wells with small intermediate diameters
Full travel, sealed, fully backlighted keyboard
Detergent compositions
Multi-stage interconnection networks having smaller memory requirements
Circuit for generating almost full and almost empty flags in response to sum and carry outputs in asynchronous and synchronous FIFOS