Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Handle for fishing rod assembly
D252697 Handle for fishing rod assembly
Patent Drawings:Drawing: D252697-2    
« 1 »

(1 images)

Inventor: Ohmura
Date Issued: August 21, 1979
Application: 05/838,331
Filed: September 30, 1977
Inventors: Ohmura; Ryuichi (Shizuoka-ken, Shizouka-shi, JP)
Assignee:
Primary Examiner: Word; A. Hugo
Assistant Examiner:
Attorney Or Agent: De Grandi; Joseph A.
U.S. Class: D22/142
Field Of Search: 43/18R; 43/23; D22/23
International Class:
U.S Patent Documents: D94807; D165529; D192963; D228759; 4043071
Foreign Patent Documents:
Other References:









Abstract:
Claim: The ornamental design for a handle for fishing rod assembly, as shown.
Description: FIG. 1 is an elevational view of one side of a handle for fishing rod assembly embodying my new design;

FIG. 2 is a top perspective view;

FIG. 3 is a bottom perspective view, and

FIG. 4 is a sectional view.

* * * * *
 
 
  Recently Added Patents
Selecting a converter operating mode of a PA envelope power supply
Tandem electric machine arrangement
Output queued switch with a parallel shared memory, and method of operating same
Controller for internal combustion engine
Portable electronic device housing including hinge
Resistor-2 resistor (R-2R) digital-to-analog converter with resistor network reversal
Device, system, and method for logging near field communications tag interactions
  Randomly Featured Patents
Method and system for integrated pallet and sort scheme maintenance
Methods and apparatus for handover between macro base station and home base station
Apparatus and method for processing and testing a biological specimen
LED package
Flexible support sheet for a heating element
Traffic class support for QoS activation
Catalytic system for the hydroconversion of heavy oils
System and method for applying a destructive firmware update in a non-destructive manner
Method of preselecting flashlamp voltages for assays
Method and apparatus for providing a re-ordered instruction cache in a pipelined microprocessor