 |
|
 |
| |
 |
Creation of high mobility channels in thin-body SOI devices |
| 6717213 |
Creation of high mobility channels in thin-body SOI devices
|
|
| Patent Drawings: | |
| Inventor: |
Doyle, et al. |
| Date Issued: |
April 6, 2004 |
| Application: |
09/895,579 |
| Filed: |
June 29, 2001 |
| Inventors: |
Doyle; Brian S. (Portland, OR)
Roberds; Brian E. (Escondido, CA)
|
| Assignee: |
Intel Corporation (Santa Clara, CA) |
| Primary Examiner: |
Nu; David |
| Assistant Examiner: |
|
| Attorney Or Agent: |
Blakely, Sokoloff, Taylor & Zafman LLP |
| U.S. Class: |
257/19; 257/347; 257/E21.568 |
| Field Of Search: |
257/347; 257/19; 257/63; 257/65; 257/435; 257/616; 257/192; 257/18; 257/55; 257/438 |
| International Class: |
|
| U.S Patent Documents: |
5013681; 5234535; 5310451; 5891769; 6326667 |
| Foreign Patent Documents: |
|
| Other References: |
|
|
| Abstract: |
A method for fabricating a strained silicon film to a silicon on insulation (SOI) wafer. A layer of oxide is deposited onto a wafer that has a stack structure of a first base substrate, a layer of relaxed film and a second layer of strained film. The SOI wafer has a stack structure of a second base substrate and a layer of oxidized film. The SOI wafer is attached to the wafer and is heated at a first temperature. This causes a silicon dioxide (SiO.sub.2) dangling bond to form on the second base substrate of the SOI wafer, transferring the strained film from one wafer to the other. |
| Claim: |
What is claimed is:
1. a device comprising: a silicon layer; a relaxed layer comprising an embrittled region; and a strained silicon layer in contact with the relaxed layer, the strainedsilicon layer to be transferred to top of a wafer by a heat treatment,the wafer having a base substrate and an oxidized film.
2. The device of claim 1 wherein the embrittled region is created by an ion implantation.
3. A device comprising: a silicon layer; a SiO.sub.2 layer in contact with the silicon layer; and a strained silicon layer on top of the SiO.sub.2 layer, the strained silicon layer being transferred from a wafer, the wafer having an embrittledregion and a stack structure of a base substrate and a layer relaxed film.
4. The device of claim 3 wherein the relaxed film is a relaxed SiGe layer.
5. The device of claim 3 wherein the strained silicon layer is transferred to top of the SiO.sub.2 layer by a bonded-etch back process.
6. The device of claim 3 wherein the base substrate is a silicon layer.
7. The device of claim 3 wherein the heat treatment uses a temperature range of approximately 400.degree. C. to 600.degree. C.
8. The device of claim 1 wherein the relaxed layer is a relaxed SiGe layer.
9. The device of claim 8 wherein the relaxed SiGe layer has a thickness ranging from 0.1 .mu.m to 3.0 .mu.m.
10. The device of claim 2 wherein the ion implantation uses an energy range of approximately 1 keV to 20 keV.
11. The device of claim 2 wherein the ion implantation uses a dose range of approximately 1E116/cm.sup.3 to 1E18/cm.sup.3.
12. The device of claim 2 wherein the ion implantation uses hydrogen ions. |
| Description: |
FIELD OF THE INVENTION
This invention relates to a method for fabricating strain on a wafer. In particular, the invention relates to a method for fabricating strain on a silicon-on-insulator (SOI) wafer.
DESCRIPTION OF THE RELATED ART
The mobility of the carriers in a device is directly related to the its current. The higher the current the faster the device is operated. Devices can be built as bulk devices, devices on silicon on insulator (SOI) or any other types. Eachtype has its own characteristics that make it attractive. As these devices are scaled down, one of the characteristics that may be of interest is the speed of metal oxide semiconductor (MOS) transistors. One way to make a speedier transistor is tocreate a thinner gate oxide and therefore create more capacitance, which results more charge. Another way is to create a high mobility channel.
To have a high mobility channel is to have high carriers mobility in the device. Straining the channel region of the MOS devices produces higher mobility of the carriers since tensile strained silicon causes increases in the mobility of bothelectrons and holes. Higher the mobility of these carriers means higher current; therefore faster devices or faster chips.
The method of growing strained silicon film on top of Silicon Germanium (SiGe) layer in bulk devices (e.g., silicon substrate) is standard and is well known in the art. Growing strained silicon film onto silicon-on-insulator wafer, however, isdifficult since it would thicken the active silicon layer on the SOI beyond the range of useful interest.
A method of fabrication of a thin film strained silicon layer on an oxide substrate (i.e., thin body SOI) is described.
BRIEF DESCRIPTION OF THE DRAWINGS
The features and advantages of the present invention will become apparent from the following detailed description of the present invention in which:
FIG. 1 is a diagram illustrating a sectional view of a wafer having a stack structure of a conventional substrate with a relaxed layer and a strained layer.
FIG. 2 is a diagram illustrating FIG. 1 with an implantation of hydrogen onto the substrate to create stress according to one embodiment of the invention.
FIG. 3 is a diagram illustrating FIG. 2 with a deposition of oxide layer onto the strained layer according of one embodiment of the invention.
FIG. 4 is a diagram illustrating FIG. 3 brought in contact with oxidized silicon wafer according to one embodiment of the invention.
FIG. 5 is a diagram illustrating FIG. 4 having a heat treatment to bond the two wafers according to one embodiment of the invention.
FIG. 6 is a diagram illustrating FIG. 5 with further heat treatment to transfers the strained layer to the oxidized wafer according to one embodiment of the invention.
DETAILED DESCRIPTION OF THE INVENTION
In the following, for purposes of explanation, numerous details are set forth in order to provide a thorough understanding of the present invention. However, it will be apparent to one skilled in the art that theses specific details are notrequired in order to practice the present invention.
FIG. 1 is a diagram illustrating a sectional view of a wafer having a stack structure of a conventional substrate with a strained silicon layer. The wafer 100 may includes heteroepitaxial layers of a starting silicon platform (e.g., substrate)101, a silicon germanium (SiGe) alloy graded relaxed buffer layer 102, and a strained silicon layer 104.
The relaxed SiGe layer 102 is formed upon or deposited on top the silicon substrate 101. The strained silicon layer 104 is then formed on the relaxed SiGe layer 102. In one embodiment, the relaxed SiGe layer 102, and the strained silicon layer104 are formed by an epitaxial growth process. In other words, the process includes epitaxial growth of relaxed SiGe on the silicon wafer 101 to create the relaxed SiGe layer 102, epitaxial growth of a thin silicon film on the stack structure of thesilicon wafer 101 to create the strained silicon film 104. The relaxed SiGe layer has the thickness in the range of approximately from 0.1 .mu.m to 3.0 .mu.m . It is contemplated that the forming of these layers in the stack structure may be done inany other process other than the epitaxial growth process.
FIG. 2 is a diagram illustrating FIG. 1 with an implantation of an ion onto the substrate to create stress according to one embodiment of the invention. With the stack structure of the silicon wafer 101 discussed in FIG. 1, in one embodiment,hydrogen ions are implanted into the silicon wafer 101 to create stress on the wafer. The implanting of the hydrogen ions is performed to result in an embrittled region in one of the layers in the stack structure of the wafer 101. In other words, thestress creates an embrittled region on one of the layers in the stack structure of the silicon wafer 101. The location of the embrittled region depends of the energy used in the implanting process. The energy level used in the implanting process is inthe range from approximately 1 keV to 20 keV and the dose used is in the range from approximately 1E116/cm.sup.3 to 1E18/cm.sup.3. It is contemplated that the other type of ions may be used in place of hydrogen in the implanting process to create theembrittled region in the wafer 101.
FIG. 3 is a diagram illustrating FIG. 2 with a deposition of oxide layer onto the strained silicon layer 104 according of one embodiment of the invention. A thin oxide layer 301 is deposited (i.e., grown) onto the strained silicon layer 104. The deposition of oxide layer 301 on the strained silicon film 104 is used for adhesion purpose. After the deposition process, a plasma treatment is applied on the surface of the silicon wafer 101. This plasma treatment is performed at low temperaturesto ensure the bonding of the stack structures. The temperature may be in the range of approximately from 100.degree. C. to 400.degree. C.
FIG. 4 is a diagram illustrating FIG. 3 brought into contact with the SOI substrate wafer (e.g., oxidized wafer) 401 according to one embodiment of the invention. The silicon wafer 101 as described in FIG. 3 is brought into contact with the SOIsubstrate wafer 401.
The oxidized wafer 401 is a SOI substrate wafer and is plasma treated before making contact with the silicon wafer 101. The strained silicon film 104 is later transferred to this oxidized wafer 401. Any well-known process may fabricate the SOIsubstrate 401.
FIG. 5 is a diagram illustrating FIG. 4 having a heat treatment to bond the two wafers according to one embodiment of the invention. Once the silicon wafer 101 and the oxidized wafer 401 are in contact, a heat treatment is performed on the twocontacted wafers. The temperature used in the heat treatment is in the range of approximately 100.degree. C. to 300.degree. C. This heat treatment results in the bonding of the two wafers 101 and 401. In other words, the heat treatment on the twowafers causes the SiO.sub.2 dangling bond on both of the wafer surfaces to bond to each other. It is noted that this technique is also well known in the art.
FIG. 6 is a diagram illustrating FIG. 5 with further heat treatment to transfer the strained layer to the oxidized wafer according to one embodiment of the invention. After the lower heat treatment to result the bonding of silicon wafer 101 andoxidized wafer 401, higher temperature heat treatment is applied. This temperature used in this further heat treatment ranges from approximately 400.degree. C. to 600.degree. C. The higher temperature heat treatment results in the bonding of surface104 to wafer 101 at the SiO2 interface 601. The further heat treatment also results in the separation of the two wafers at the embrittled region (described in FIG. 2). After the further heat treatment, the two wafers 101 and 401 are delaminated alongthe embrittled implanted region (i.e., H-implanted SiGe region). This effectively separates the two wafers and the strained silicon film 104 is transferred to the SOI-like wafer 401. In one embodiment, the embrittled region resides on the relaxed SiGelayer 102. When the two wafers 101 and 401 separate, the strained silicon layer 104 and the part of the relaxed SiGe layer 102 are transferred to the SOT wafer 401. Part of relaxed SiGe layer 102 is then etched off to result the wafer 401 with thestrained silicon layer 104 on top of the SiO2 layer. This results in the transfer of the strained silicon layer 104 to the SOI wafer 401(e.g., oxidized wafer 401). It is contemplated that the etching may be wet or plasma etching; however, wet etchingis used to better remove the entire SiGe residue on the strained silicon film.
In one embodiment where there is no implanting step (i.e., hydrogen implant), the embrittled region is not formed. The strained silicon layer 104 is transferred to the SOI wafer 401 by a bonded-etchback process on the silicon wafer 101 and thestrained SiGe 104. this gives the strained silicon film on the SOI wafer 401.
While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications of the illustrative embodiments, as well as other embodiments of theinvention, which are apparent to persons skilled in the art to which the invention pertains are deemed to lie within the spirit and scope of the invention.
* * * * * |
|
|
|
 |
|
 |
|
| |
Randomly Featured Patents |
|
