Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Toyoaki Yamamoto Patents
Inventor:
Yamamoto; Toyoaki
Address:
Tokyo, JP
No. of patents:
1
Patents:




Patent Number Title Of Patent Date Issued
7373566 Semiconductor device for accurate measurement of time parameters in operation May 13, 2008
A memory-logics LSI device forms an input/output path for testing. A memory device has a memory input/output unit,which includes an input/output selector with test function. A test clock signal, which is directly supplied in the test mode, is used to selectively take in one of input


 
 
  Recently Added Patents
Image recorder having more than one recording head and image recording system containing the image recorder
Semiconductor device with reduced package cross-talk and loss
Systems and methods for the implementation of unordered and ordered collections in a data store
Clip for securing damp articles
Methods and apparatus for balancing a rotor
Plastic container
Flashlight body portion
  Randomly Featured Patents
Method and apparatus for controlling both active and standby power in domino circuits
Electrochemical test device
Hunter's removable cap cover with license holder attachment
Exchange route decision system and method
Driving motor for an electric car
SOI transistor threshold optimization by use of gate oxide having positive charge
Mobile phone push-to-talk voice activation
Drill bit or end mill with grooved flutes
Tension adjusting device
Dome roof structure and method of designing and constructing same