The configurable logic device provides enhanced flexibility, scalability and area efficient implementation of arithmetic operation on (N-1) bit variables. The device includes a first configurable logic subsystem capable of generating logic OR output in response to functions of N-1 in
