Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Moinul H. Khan Patents
Inventor:
Khan; Moinul H.
Address:
Austin, TX
No. of patents:
8
Patents:




Patent Number Title Of Patent Date Issued
7392368 Cross multiply and add instruction and multiply and subtract instruction SIMD execution on real June 24, 2008
Methods and apparatus for calculating Single-Instruction-Multiple-Data (SIMD) complex arithmetic. A coprocessor instruction has a format identifying a multiply and subtract instruction to generate real components for complex multiplication of first operand complex data and correspond
7321957 Debugging a trusted component in a system January 22, 2008
During debug operations in one embodiment of a trusted subsystem, passwords may be used to enable and disable access to selected areas, and to make access by different entities mutually exclusive. In another embodiment, programmable units may be used to define what the selected areas
7266646 Least mean square dynamic cache-locking September 4, 2007
A dynamic cache-locking algorithm may determine the most frequently used function(s) and the number of cache lines that should be locked into the instruction cache embedded into a processor. By evaluating the dynamic cache-locking algorithm, a determination may be made to lock an optimal
7228400 Control of multiply mapped memory locations June 5, 2007
A technique to manage multiple-mapped memory and to selectively execute at least a portion of a process from either an unprotected function or a protected function. The process contains memory that is multiple-mapped to both an unprotected memory region and to a protected memory region
7159096 Method and apparatus to perform memory management January 2, 2007
A method and apparatus to perform memory management are described.
7133970 Least mean square dynamic cache-locking November 7, 2006
A dynamic cache-locking algorithm may determine the most frequently used function(s) and the number of cache lines that should be locked into the instruction cache embedded into a processor. By evaluating the dynamic cache-locking algorithm, a determination may be made to lock an optimal
7092719 Method and an apparatus for reduction of QOS impairments in multi-media services during hand-ove August 15, 2006
A cellular communication system with enhanced Quality-of-Service (QoS) during the hand-off process is disclosed. The system includes a plurality of cells, each including a corresponding base station. Based on the history of a mobile user's positions, the base station of the cell in w
7082508 Dynamic TLB locking based on page usage metric July 25, 2006
A translation look-aside buffer (TLB) has lockable entries. A number of entries to lock may be determined by counting unique page access instances during an active period of a process, determining a value of a page usage metric for the process, and comparing the value of the page usa


 
 
  Recently Added Patents
Methods of forming a recessed gate
Method and image forming apparatus, and printing system for recording invisible information recording
Trash can
System and method for detecting and managing fraud
Heat processing apparatus and heat processing method
Movable cover-plate of a computer host
Conveyor system with conveyor elements running along a guide-way on rollers and method for the manufacturing of the rollers
  Randomly Featured Patents
Device for attaching sheets to a waterbed
Solderability testing apparatus and solderability testing method
Insulation tubes and process of making same
.beta.-fructofuranosidase and gene thereof
Method for utilizing an encrypted key as a key identifier in a data packet in a computer network
Disposable absorbent article flap
Airbag device
Flying optical recording/playback head and method for controlling the flying height
Memorabilia card
Method for electroplating