A system and method for efficiently implementing a double data rate memory architecture comprises a memory device that includes a memory core with low-footprint memory cells that are configured into even cell rows and odd cell rows. The memory device sequentially performs data transfer
