Resources Contact Us Home
Zhang; Jiani
Santa Clara, CA
No. of patents:

Patent Number Title Of Patent Date Issued
7948035 Decoding system capable of charging protection for flash memory devices May 24, 2011
The present invention relates to a flash memory array. The flash memory array includes at least two word lines of gate electrode material. At least one of the word lines is connected through a first metal level to a discharge circuit, while other word line(s) may connect to a discharge
7808827 Controlled bit line discharge for channel erases in nonvolatile memory October 5, 2010
Systems and/or methods that facilitate discharging bit lines (BL) associated with memory arrays in nonvolatile memory at a controlled rate are presented. A discharge component facilitates discharging the BL at a desired rate thus preventing the "hot switching" phenomenon from occurri
7613042 Decoding system capable of reducing sector select area overhead for flash memory November 3, 2009
Methods and apparatus are disclosed for erasing memory cells in a virtual ground memory core, wherein a row decoder apparatus employs a protective voltage to wordlines of a sector of cells while concurrently providing an erase voltage to selected wordlines of the same physical sector. De

  Recently Added Patents
Light-emitting device, film-forming method and manufacturing apparatus thereof, and cleaning method of the manufacturing apparatus
Process for filtering interferograms obtained from SAR images acquired on the same area
Over the counter medicinal container with surface ornamentation
Remedy for overactive bladder comprising acetic acid anilide derivative as the active ingredient
Semiconductor device
Maize hybrid X08B748
Heteroleptic iridium complexes as dopants
  Randomly Featured Patents
Data sorting in memories
Gaming device and method of operation thereof
Snowplow wing assembly
Use of glycosaminoglycans to reduce non-specific binding in immunoassays
Multi-layered plastic casing with two adjacent layers made from aliphatic polyamide
Hybrid solid-state memory system having volatile and non-volatile memory
Semiconductor device and method for fabricating the same using damascene process
Potentiometer diagnosis
Method of forming a semiconductor wafer having a crystalline layer thereon containing silicon, germanium and carbon
Head support system