Resources Contact Us Home
Yoshimi; Masanori
Fukuyama, JP
No. of patents:

Patent Number Title Of Patent Date Issued
6737344 Method for manufacturing nonvolatile semiconductor memory with narrow variation in threshold vol May 18, 2004
In a method for manufacturing a memory cell of a nonvolatile semiconductor memory, a floating gate, first insulating film and control gate are successively stacked on a tunnel oxide film formed on a substrate of the nonvolatile semiconductor memory. The control gate, the first insulating
6395619 Process for fabricating a semiconductor device May 28, 2002
The present invention provides a process for fabricating semiconductor device comprising the steps of: forming an etching-stop layer on a semiconductor substrate; patterning the etching-stop layer so that the etching-stop layer remains in a region to be an active region and is remove
6091632 Nonvolatile semiconductor storage device having a plurality of blocks of memory cell transistors July 18, 2000
A plurality of blocks of memory cell transistors are formed on the respective isolated wells. In a write stage, a predetermined write-stage well voltage is applied to the well of a selected block including the memory cell transistors to be subjected to a write operation, a bias volta

  Recently Added Patents
Delay interferometer using magneto-optic effect of a variable faraday rotator
Methods and apparatus for dynamic identification (ID) assignment in wireless networks
Fuel-based injection control
Mode detection for DVB receiver
Cooking oven with energy saving mode and method
Semiconductor device element formed on SOI substrate comprising a hollow region, and having capacitors in an electric field alleviation region
Power supply apparatus for light emitting diode
  Randomly Featured Patents
Food warming mat and method for making
Single stroke dispensing apparatus
Cephapirin acetylcysteinate having antibacterial activity
Method and device for transferring a workpiece
Skipping toy with marker
Neutral side force belt support system
Sewing machine
Process for exposing a peripheral area of a wafer and a device for executing the process
High stability porous zirconium oxide spherules
Semiconductor device with channel layer comprising different types of impurities