Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Yatsuda; Yuji
Address:
Kanagawa, JP
No. of patents:
5
Patents:












Patent Number Title Of Patent Date Issued
5057445 Method of making a high-voltage, low on-resistance IgFET October 15, 1991
In a semiconductor device comprising a plurality of planar high-voltage insulated-gate field-effect transistors in which offset regions are provided in portions of the semiconductor substrate near the junctions of the adjacent drain regions and near the substrate surface, low impurity
4989224 Coincidence circuit January 29, 1991
A coincidence circuit for detecting when n-bit binary input data coincides with the current value of an n-bit counter. A plurality of "1" detecting circuits determine, when a corresponding input bit is one, whether a corresponding counter bit is also one. A first-coincidence detecting
4961101 Semiconductor MOSFET device with offset regions October 2, 1990
In a semiconductor device comprising a plurality of planar high-voltage insulated-gate field-effect transistors in which offset regions are provided in portions of the semiconductor substrate near the junctions of adjacent drain regions and near the substrate surface additional, low
4818719 Method of manufacturing an integrated CMOS of ordinary logic circuit and of high voltage MOS cir April 4, 1989
A method of manufacturing a semiconductor device having a high voltage CMOS unit for an ordinary logic operation and a MOS unit which are provided in a single semiconductor substrate of a first conduction type. The method includes the steps of performing an element region making process
4514830 Defect-remediable semiconductor integrated circuit memory and spare substitution method in the s April 30, 1985
An LSI memory comprises a memory array including usual memory cells arranged in a matrix form, usual address transistors for selecting usual lines connected to the columns or rows of the memory array, address lines for controlling the usual address transistors, spare memory cells provide










 
 
  Recently Added Patents
Single-chain variable fragment (scFv) able to recognize and bind CD99 human protein
Vending machine
Automated macular pathology diagnosis in three-dimensional (3D) spectral domain optical coherence tomography (SD-OCT) images
Image processing apparatus, image processing method, and program
3,7-diamino-10H-phenothiazine salts and their use
Ultrathin fluid-absorbent cores
System and method for passing PLC signals from a first electrical line to a second electrical line
  Randomly Featured Patents
Method of presulfiding and passivating a hydrocarbon conversion catalyst
System and method for identifying a headset type in an electrical device
Device for making monocrystalline or multicrystalline materials, in particular multicrystalline silicon
Method of and device for reducing apparatus response time during the testing for moisture content in moving spaced plastic sheets
Welding process and welded joints
Toy building unit
Folding electrical outlet box
Aerodynamic crew shell fairing
Multi-mode damper for an A-shaped heat exchanger
Inclination sensitive switch