Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
West; Michael G.
Address:
Portland, OR
No. of patents:
12
Patents:




Patent Number Title Of Patent Date Issued
RE40675 Method and apparatus for automatic pixel clock phase and frequency correction in analog to digit March 24, 2009
.[.A method.]. .Iadd.An apparatus and system .Iaddend.for producing a digital video signal from an analog video signal, the analog video signal including an analog video data signal that is raster scanned in lines across a CRT screen to form consecutive frames of video information, the
RE38618 Method and apparatus for automatic pixel clock phase and frequency correction in analog to digit October 12, 2004
A method for producing a digital video signal from an analog video signal, the analog video signal including an analog video data signal that is raster scanned in lines across a CRT screen to form consecutive frames of video information, the raster scanning controlled by use of a horizon
7589736 System and method for converting a pixel rate of an incoming digital image frame September 15, 2009
A system and method for converting a pixel rate of a digital image frame is provided. The system includes a display controller with an embedded buffer and programmable input and output buffers. The input buffer writes lines of the frame at a source pixel rate while the output pointer rea
7002566 Failsafe display of frame locked graphics February 21, 2006
A system including a failsafe mechanism adapted to visually display frame locked digital image data and a method therefor. The system receives input image data at an input frame rate and/or input resolution. The packing circuit generates coded image data by compressing the input image
6917366 System and method for aligning multi-channel coded data over multiple clock periods July 12, 2005
A system and method is provided for aligning multi-channel coded data over multiple clock periods. Data is received through a plurality of data channels and stored in a plurality of latches or queues. Data is scanned to determine whether a valid data transition has occurred. Once a valid
6903733 Ultra-high bandwidth multi-port memory system for image scaling applications June 7, 2005
The image scaling memory system of the present invention eliminates the use of internal or external line memories by using an existing frame memory coupled with an input buffer and a plurality of output buffers for providing a vertical scalar with simultaneous parallel access to multiple
6683604 Failsafe display of frame locked graphics January 27, 2004
A system including a failsafe mechanism adapted to visually display frame locked digital image data and a method therefor. The system receives input image data at an input frame rate and/or input resolution. The packing circuit generates coded image data by compressing the input image da
6611260 Ultra-high bandwidth multi-port memory system for image scaling applications August 26, 2003
The image scaling memory system of the present invention eliminates the use of internal or external line memories by using an existing frame memory coupled with an input buffer and a plurality of output buffers for providing a vertical scalar with simultaneous parallel access to multiple
6339434 Image scaling circuit for fixed pixed resolution display January 15, 2002
An image scaling circuit for increasing or decreasing the size of a sampled image to match a fixed resolution display. The circuit includes means for resizing the image in the horizontal and vertical dimension using independent sample rate converters. The sample rate converters increase
5978051 Image projection system with variable display format November 2, 1999
An image projector is provided with a light source and a light valve positioned downstream of the light source. An optical path is defined between the light source and the light valve. To accommodate various image viewing formats, a plurality of optical integrators is positioned between
5805233 Method and apparatus for automatic pixel clock phase and frequency correction in analog to digit September 8, 1998
A method for producing a digital video signal from an analog video signal, the analog video signal including an analog video data signal that is raster scanned in lines across a CRT screen to form consecutive frames of video information, the raster scanning controlled by use of a horizon
5767916 Method and apparatus for automatic pixel clock phase and frequency correction in analog to digit June 16, 1998
A method for producing a digital video signal from an analog video signal, the analog video signal including an analog video data signal that is raster scanned in lines across a CRT screen to form consecutive frames of video information, the raster scanning controlled by use of a horizon


 
 
  Recently Added Patents
Switched capacitor circuit capable of minimizing clock feedthrough effect and having low phase noise and method thereof
Method and apparatus for arranging distributed system topology among a plurality of network managers
Secure booting of an electronic apparatus with SMP architecture
Method and apparatus for performing equivalence checking on circuit designs having differing clocking and latching schemes
Methods and apparatus for providing a flow control system for traffic flow in a wireless mesh network based on traffic prioritization
Electrical fuse device
Reducing polishing pad deformation
  Randomly Featured Patents
Catalyst and process for high selectivity reforming with Pt/Re on Ba-K-L zeolite
Insecticidal composition
Remotely operated multi-zone packing system
Emulsified mannich acrylamide polymers
Changeable magnification inverted galilean finder
LED device with an active heat-dissipation device
Redundancy in column parallel or row architectures
Sealed tube block assembly
Towing system and method for a water sports apparatus
Portable data terminal