Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Veliadis; John V.
Address:
Midlothian, VA
No. of patents:
1
Patents:












Patent Number Title Of Patent Date Issued
7557046 Systems and methods for interconnect metallization using a stop-etch layer July 7, 2009
Systems and methods for single lithography step interconnection metallization using a stop-etch layer are described. A method comprises depositing a stop-etch layer over a semiconductor device, depositing an interconnect metallization material over the stop-etch layer, performing a s










 
 
  Recently Added Patents
Conductor-mixed active electrode material, electrode structure, rechargeable battery, and manufacturing method of conductor-mixed active electrode material
Semiconductor device including insulating layer of cubic system or tetragonal system
Device and method for unified codes
Systems and methods for reducing narrow bandwidth interference contained in broad bandwidth signals
Method and apparatus for wireless transmission of diagnostic information
Para-xylylene based microfilm elution devices
Apparatus and method for multiplying frequency of a clock signal
  Randomly Featured Patents
Preparation of antiperspirant gels which obviates the use of simple glycols
Light fixture with actuator-retained switch
Saw device using different colors or identifiers to distinguish the front and back of the package
Game equipment holder
Cooling system for an internal combustion engine
Removal of dioxins, PCB's and other halogenated organic compounds from wastewater
Imaging apparatus
Chemical vapor deposition apparatus
Contoured snow shovel construction
System and method to obtain signal acquisition assistance data