Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Veliadis; John V.
Address:
Midlothian, VA
No. of patents:
1
Patents:












Patent Number Title Of Patent Date Issued
7557046 Systems and methods for interconnect metallization using a stop-etch layer July 7, 2009
Systems and methods for single lithography step interconnection metallization using a stop-etch layer are described. A method comprises depositing a stop-etch layer over a semiconductor device, depositing an interconnect metallization material over the stop-etch layer, performing a s










 
 
  Recently Added Patents
Systems and methods for automobile accident claims initiation
Steering lock driving circuit and steering lock device
Porous objects having immobilized encapsulated biomolecules
Method for detection and characterization of a microorganism in a sample using time-dependent intrinsic fluorescence measurements
Inductive signal transfer system for computing devices
Method and systems for detecting duplicate travel path
Cooking brush
  Randomly Featured Patents
Method of programming, erasing and reading memory cells in a resistive memory array
Clamping tools for air brakes
Recording/reproducing apparatus
Working fluids for rankine cycle
Curane boom pivot structure
Dry solid medium for storage and analysis of genetic material
Bonded semiconductor structure and method of making the same
Method for underfilling semiconductor components
Compositions suitable for removing photoresist, photoresist byproducts and etching residue, and use thereof
Multichannel pipette system and pipette tips therefor