Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Veliadis; John V.
Address:
Midlothian, VA
No. of patents:
1
Patents:












Patent Number Title Of Patent Date Issued
7557046 Systems and methods for interconnect metallization using a stop-etch layer July 7, 2009
Systems and methods for single lithography step interconnection metallization using a stop-etch layer are described. A method comprises depositing a stop-etch layer over a semiconductor device, depositing an interconnect metallization material over the stop-etch layer, performing a s










 
 
  Recently Added Patents
Protein purification
Communication terminal device, communication system, and communication control method
Optical signal output apparatus, electrical signal output apparatus, and test apparatus
Identification of electrical grid phase information for end-points in a grid network
Clock generator circuit for a charge pump
Timepiece
Biomedical electro-stimulator
  Randomly Featured Patents
Automatic gain control circuit and optical receiver
LED module
Compact aircraft wing folding systems and methods
Polypeptides having L-asparaginase activity
Detachable balloon catheter
Method for CAN concatenating CAN data payloads
Method to reduce differential shrinkage in three-dimensional stereolithographic objects
Method for fabrication of a semiconductor sensor
Managing network devices
Oil bodies and associated proteins as affinity matrices