Resources Contact Us Home
Veliadis; John V.
Midlothian, VA
No. of patents:

Patent Number Title Of Patent Date Issued
7557046 Systems and methods for interconnect metallization using a stop-etch layer July 7, 2009
Systems and methods for single lithography step interconnection metallization using a stop-etch layer are described. A method comprises depositing a stop-etch layer over a semiconductor device, depositing an interconnect metallization material over the stop-etch layer, performing a s

  Recently Added Patents
Process for producing polyols
Portable gaming device and gaming system combining both physical and virtual play elements
Expression of dirigent gene EG261 and its orthologs and paralogs enhances pathogen resistance in plants
Image forming apparatus
Processor micro-architecture for compute, save or restore multiple registers, devices, systems, methods and processes of manufacture
Limit switch
System and method for displaying relationships between electronically stored information to provide classification suggestions via inclusion
  Randomly Featured Patents
Passivation for surfaces and interfaces of semiconductor laser facets or the like
Systems and methods for securing objects to vehicles
Pressure limiting valve with a hydraulic seal ring
Floating unit, and an article support apparatus having floating units
Radiator for electronic parts, electronic device, electric circuit device, and computer
Translocation and mutant ROS kinase in human non-small cell lung carcinoma
Memory device with divided bit-line architecture
Semiconductor device having vertical charge-compensated structure and sub-surface connecting layer and method
Laser for skin treatment
Occlusion device