Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Veliadis; John V.
Address:
Midlothian, VA
No. of patents:
1
Patents:












Patent Number Title Of Patent Date Issued
7557046 Systems and methods for interconnect metallization using a stop-etch layer July 7, 2009
Systems and methods for single lithography step interconnection metallization using a stop-etch layer are described. A method comprises depositing a stop-etch layer over a semiconductor device, depositing an interconnect metallization material over the stop-etch layer, performing a s










 
 
  Recently Added Patents
Nanocatalysts structure, process for the preparation and use thereof
System and method for hybrid risk modeling of turbomachinery
Produce container and lid assembly
Tone enhancement bracket
Anti-FGFR3 antibodies and methods using same
Current collector for lead acid battery
Fusion of road geometry model information gathered from disparate sources
  Randomly Featured Patents
High service temperature polyurethane compositions
Refrigerator door tray
System and method for alarm signaling during alarm system destruction
Structural configuration of a heat exchanger door for an electronics rack
Workpiece handling apparatus
Display device
Pyrometer apparatus for use in rapid thermal processing of semiconductor wafers
Digital broadcasting receiver
Surgical ablation and pacing device
HCFC blown rigid foams with low thermal conductivity