Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Veliadis; John V.
Address:
Midlothian, VA
No. of patents:
1
Patents:












Patent Number Title Of Patent Date Issued
7557046 Systems and methods for interconnect metallization using a stop-etch layer July 7, 2009
Systems and methods for single lithography step interconnection metallization using a stop-etch layer are described. A method comprises depositing a stop-etch layer over a semiconductor device, depositing an interconnect metallization material over the stop-etch layer, performing a s










 
 
  Recently Added Patents
Mobile communication terminal provided with handsfree function and controlling method thereof
Combined imaging and radiation therapy
DL control channel structure enhancement
Isolated Australian coral reef fluorescent proteins and cell-based kinase or phosphatase platforms for cancer drug development
Method and system for determining a suppression factor of a suppression system and a lithographic apparatus
High-voltage AC light-emitting diode structure
Apparatus for performing timer management regarding a system timer scheduler service, and associated method
  Randomly Featured Patents
Catalytic composition for the upgrading of hydrocarbon mixtures
Data transfer apparatus, memory device testing apparatus, data transfer method, and memory device testing method
Device for producing and/or processing mixtures consisting of multiple constituents
Capacitive dimensional measurement chain with linear output
Digital image processing apparatus configured to perform a photographing preparation operation in response to a photographing motion and method of controlling the same
Sealing construction for a pressure casting mold
Stent delivery system
Staghorn sumac plant named `Bailtiger`
Partitioned receptacle for distributing molten metal from a spout to form an ingot
High contrast spatial light modulator