Resources Contact Us Home
Veliadis; John V.
Midlothian, VA
No. of patents:

Patent Number Title Of Patent Date Issued
7557046 Systems and methods for interconnect metallization using a stop-etch layer July 7, 2009
Systems and methods for single lithography step interconnection metallization using a stop-etch layer are described. A method comprises depositing a stop-etch layer over a semiconductor device, depositing an interconnect metallization material over the stop-etch layer, performing a s

  Recently Added Patents
Methods and systems for representing missed approach information in perspective view on a cockpit display
System and method for content delivery
Pet fish burial pod
Electronic device and printed circuit board
Signal processing apparatus, display apparatus having the same, and signal processing method
Network based JIT on a priori knowledge of a set of disparate clients
Pre and post-paid real time billing convergence system
  Randomly Featured Patents
Method and apparatus for supplying requests to a scheduler in an input buffered multiport switch
Method for anisotropic dry etching of metallization layers, containing aluminum or aluminum alloys, in integrated semiconductor circuits
Writing instrument
Lubrication conduit in a pinion gear carriage for automatic transmission
Reactor for depositing a layer on a moving substrate
Determination of performance of apparatus and network setting
Thermoplastic elastomer blends
Device for displaying a character having a virtual image
Invert emulsion drilling fluids comprising quaternary ammonium emulsifiers and argillaceous solids and methods of drilling boreholes
Three-phase brushless DC motor