Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Veliadis; John V.
Address:
Midlothian, VA
No. of patents:
1
Patents:












Patent Number Title Of Patent Date Issued
7557046 Systems and methods for interconnect metallization using a stop-etch layer July 7, 2009
Systems and methods for single lithography step interconnection metallization using a stop-etch layer are described. A method comprises depositing a stop-etch layer over a semiconductor device, depositing an interconnect metallization material over the stop-etch layer, performing a s










 
 
  Recently Added Patents
Developing device
Flash multi-level threshold distribution scheme
Stevia formulation
Method of forming wafer level mold using glass fiber and wafer structure formed by the same
Packet bundling at the PDCP layer
Baseball player stationery tab
Integrated circuit devices having conductive structures with different cross sections
  Randomly Featured Patents
Multi-pole plug-and-socket connecting arrangement
Indolobenzazepine HCV NS5B inhibitors
Combustion engine cylinder head intake duct and method of manufacture
Process for polymerization of olefins
Photomask and pattern formation method using the same
Method of producing an electrical feedthrough in a metal wall
Peristaltic pump with means to vary relative pumping volume between tubes
Sign system
Offload processing for secure data transfer
Expanding gate valve with pneumatic actuator