Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Veliadis; John V.
Address:
Midlothian, VA
No. of patents:
1
Patents:












Patent Number Title Of Patent Date Issued
7557046 Systems and methods for interconnect metallization using a stop-etch layer July 7, 2009
Systems and methods for single lithography step interconnection metallization using a stop-etch layer are described. A method comprises depositing a stop-etch layer over a semiconductor device, depositing an interconnect metallization material over the stop-etch layer, performing a s










 
 
  Recently Added Patents
Method of reducing cell death by administering a paracrine factor of a mesenchymal stem cell
Nonvolatile semiconductor memory element, nonvolatile semiconductor memory, and method for operating nonvolatile semiconductor memory element
Apparatus and method for communicating data using sequential response protocol
Unbounded transactional memory system and method
Methods and systems for treatment regimen management
Battery cartridge and battery module containing the same
Scan driver, method of driving the scan driver, and organic light-emitting display including the scan driver
  Randomly Featured Patents
Hinge pin
Level shifter circuit and method for controlling voltage levels of clock signal and inverted clock signal for driving gate lines of amorphous silicon gate-thin film transistor liquid crystal d
Compost barrel
Method and apparatus for sensing object located within visual field of imaging device
Pressure sensor and method for manufacturing the same
Spatial-spectral fingerprint spoof detection
M-ary orthogonal keying system
Semiconductor device having plural DRAM memory cells and a logic circuit and method for manufacturing the same
Lid for drinking containers
Open air vehicle cooling device and method