| Patent Number |
Title Of Patent |
Date Issued |
| 7555632 |
High-performance superscalar-based computer system with out-of-order instruction execution and c |
June 30, 2009 |
| The high-performance, RISC core based microprocessor architecture includes an instruction fetch unit for fetching instruction sets from an instruction store and an execution unit that implements the concurrent execution of a plurality of instructions through a parallel array of funct |
| 7487333 |
High-performance, superscalar-based computer system with out-of-order instruction execution |
February 3, 2009 |
| A high-performance, superscalar-based computer system with out-of-order instruction execution for enhanced resource utilization and performance throughput. The computer system fetches a plurality of fixed length instructions with a specified, sequential program order (in-order). The |
| 7162610 |
High-performance, superscalar-based computer system with out-of-order instruction execution |
January 9, 2007 |
| A high-performance, superscalar-based computer system with out-of-order instruction execution for enhanced resource utilization and performance throughput. The computer system fetches a plurality of fixed length instructions with a specified, sequential program order (in-order). The |
| 7028161 |
High-performance, superscalar-based computer system with out-of-order instruction execution and |
April 11, 2006 |
| The high-performance, RISC core based microprocessor architecture includes an instruction fetch unit for fetching instruction sets from an instruction store and an execution unit that implements the concurrent execution of a plurality of instructions through a parallel array of funct |
| 6986024 |
High-performance, superscalar-based computer system with out-of-order instruction execution |
January 10, 2006 |
| A high-performance, superscalar-based computer system with out-of-order instruction execution for enhanced resource utilization and performance throughput. The computer system fetches a plurality of fixed length instructions with a specified, sequential program order (in-order). The |
| 6959375 |
High-performance, superscalar-based computer system with out-of-order instruction execution |
October 25, 2005 |
| A high-performance, superscalar-based computer system with out-of-order instruction execution for enhanced resource utilization and performance throughput. The computer system fetches a plurality of fixed length instructions with a specified, sequential program order (in-order). The |
| 6948052 |
High-performance, superscalar-based computer system with out-of-order instruction execution |
September 20, 2005 |
| A high-performance, superscalar-based computer system with out-of-order instruction execution for enhanced resource utilization and performance throughput. The computer system fetches a plurality of fixed length instructions with a specified, sequential program order (in-order). The |
| 6941447 |
High-performance, superscalar-based computer system with out-of-order instruction execution |
September 6, 2005 |
| A high-performance, superscalar-based computer system with out-of-order instruction execution for enhanced resource utilization and performance throughput. The computer system fetches a plurality of fixed length instructions with a specified, sequential program order (in-order). The |
| 6934829 |
High-performance, superscalar-based computer system with out-of-order instruction execution |
August 23, 2005 |
| A high-performance, superscalar-based computer system with out-of-order instruction execution for enhanced resource utilization and performance throughput. The computer system fetches a plurality of fixed length instructions with a specified, sequential program order (in-order). The |
| 6915412 |
High-performance, superscalar-based computer system with out-of-order instruction execution |
July 5, 2005 |
| A high-performance, superscalar-based computer system with out-of-order instruction execution for enhanced resource utilization and performance throughput. The computer system fetches a plurality of fixed length instructions with a specified, sequential program order (in-order). The |
| 6647485 |
High-performance, superscalar-based computer system with out-of-order instruction execution |
November 11, 2003 |
| A high-performance, superscalar-based computer system with out-of-order instruction execution for enhanced resource utilization and performance throughput. The computer system fetches a plurality of fixed length instructions with a specified, sequential program order (in-order). The |
| 6282630 |
High-performance, superscalar-based computer system with out-of-order instruction execution and |
August 28, 2001 |
| The high-performance, RISC core based microprocessor architecture includes an instruction fetch unit for fetching instruction sets from an instruction store and an execution unit that implements the concurrent execution of a plurality of instructions through a parallel array of funct |
| 6272619 |
High-performance, superscalar-based computer system with out-of-order instruction execution |
August 7, 2001 |
| A high-performance, superscalar-based computer system with out-of-order instruction execution for enhanced resource utilization and performance throughput. The computer system fetches a plurality of fixed length instructions with a specified, sequential program order (in-order). The |
| 6256720 |
High performance, superscalar-based computer system with out-of-order instruction execution |
July 3, 2001 |
| A high-performance, superscalar-based computer system with out-of-order instruction execution for enhanced resource utilization and performance throughput. The computer system fetches a plurality of fixed length instructions with a specified, sequential program order (in-order). The |
| 6128723 |
High-performance, superscalar-based computer system with out-of-order instruction execution |
October 3, 2000 |
| A high-performance, superscalar-based computer system with out-of-order instruction execution for enhanced resource utilization and performance throughput. The computer system fetches a plurality of fixed length instructions with a specified, sequential program order (in-order). The |
| 6101594 |
High-performance, superscalar-based computer system with out-of-order instruction execution |
August 8, 2000 |
| A high-performance, superscalar-based computer system with out-of-order instruction execution for enhanced resource utilization and performance throughput. The computer system fetches a plurality of fixed length instructions with a specified, sequential program order (in-order). The |
| 6092181 |
High-performance, superscalar-based computer system with out-of-order instruction execution |
July 18, 2000 |
| A high-performance, superscalar-based computer system with out-of-order instruction execution for enhanced resource utilization and performance throughput. The computer system fetches a plurality of fixed length instructions with a specified, sequential program order (in-order). The |
| 6038654 |
High performance, superscalar-based computer system with out-of-order instruction execution |
March 14, 2000 |
| A high-performance, superscalar-based computer system with out-of-order instruction execution for enhanced resource utilization and performance throughput. The computer system fetches a plurality of fixed length instructions with a specified, sequential program order (in-order). The |
| 6038653 |
High-performance superscalar-based computer system with out-of-order instruction execution and c |
March 14, 2000 |
| The high-performance, RISC core based microprocessor architecture includes an instruction fetch unit for fetching instruction sets from an instruction store and an execution unit that implements the concurrent execution of a plurality of instructions through a parallel array of funct |
| 5961629 |
High performance, superscalar-based computer system with out-of-order instruction execution |
October 5, 1999 |
| A high-performance, superscalar-based computer system with out-of-order instruction execution for enhanced resource utilization and performance throughput. The computer system fetches a plurality of fixed length instructions with a specified, sequential program order (in-order). The |
| 5832292 |
High-performance superscalar-based computer system with out-of-order instruction execution and c |
November 3, 1998 |
| The high-performance, RISC core based microprocessor architecture includes an instruction fetch unit for fetching instruction sets from an instruction store and an execution unit that implements the concurrent execution of a plurality of instructions through a parallel array of funct |
| 5689720 |
High-performance superscalar-based computer system with out-of-order instruction execution |
November 18, 1997 |
| A high-performance, superscalar-based computer system with out-of-order instruction execution for enhanced resource utilization and performance throughput. The computer system fetches and stores program instruction sets. Each instruction set includes a plurality of fixed length instr |
| 5560032 |
High-performance, superscalar-based computer system with out-of-order instruction execution and |
September 24, 1996 |
| A high-performance, superscalar-based computer system with out-of-order instruction execution and concurrent results distribution for enhanced resource utilization and performance throughput. The computer system architecture includes an instruction fetch unit for fetching program ins |
| 5539911 |
High-performance, superscalar-based computer system with out-of-order instruction execution |
July 23, 1996 |
| A high-performance, superscalar-based computer system with out-of-order instruction execution for enhanced resource utilization and performance throughput. The computer system fetches and stores program instruction sets. Each instruction set includes a plurality of fixed length instr |
