Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Tori; Silvano
Address:
Arnad, IT
No. of patents:
2
Patents:












Patent Number Title Of Patent Date Issued
8128203 Ink-jet printhead and manufacturing method thereof March 6, 2012
The present invention provides a process for manufacturing an ink-jet printhead comprising the steps of providing a print head wafer comprising a plurality of print head dice, each print head die comprising a nozzle plate bonded to a barrier layer formed on a substrate, wherein said
7914127 Nozzle plate for an ink jet print head comprising stress relieving elements March 29, 2011
The invention relates to an ink jet print head structure for printing devices, comprising a substrate in which one or more slots are realized and a nozzle plate connected to the substrate. The nozzle plate defines a first axis (X) and a second perpendicular axis (Y) and comprises a p










 
 
  Recently Added Patents
Automated pizza preparation and vending system
Externally gapped line arrester
Strongly bound carbon nanotube arrays directly grown on substrates and methods for production thereof
Resistor-2 resistor (R-2R) digital-to-analog converter with resistor network reversal
Electronic package with fluid flow barriers
Masking method and apparatus
Methods and system for displaying segmented images
  Randomly Featured Patents
Sealing arrangement for machine/tool coolant collection troughs
Suspension device for rotary spindle
Molded lead frame ball grid array
THROMBIN DERIVATIVES AND PROCESS FOR PRODUCING THE SAME, ANHYDROTHROMBIN DERIVATIVES AND PROCESS FOR PRODUCING THE SAME, PLATELET AGGLUTINATION-INDUCING COMPOSITIONS, METHOD OF INDUCING PLATEL
Photosensitive resin composition, light-shielding color filter and production process therefor, and image sensor
Wheel chock device
Objective-lens driving apparatus
Rotating collector assembly for electrical machines
Dual motor reciprocating belt shutter
Translating instruction pointer virtual addresses to physical addresses for accessing an instruction cache