Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Takayanagi; Isao
Address:
Tokyo, JP
No. of patents:
17
Patents:












Patent Number Title Of Patent Date Issued
8035718 Systems, methods, and devices for preventing shoot-through current within and between signal lin October 11, 2011
An imaging device driver for transmitting a signal onto a signal line for controlling transistors of a pixel row. The device includes a controller and associated circuitry for reducing shoot-through current within and between row driver circuits for driving the signal line. The controlle
7880791 CMOS APS with stacked avalanche multiplication layer and low voltage readout electronics February 1, 2011
An image sensor includes a pixel having a protection circuit connected to a charge multiplying photoconversion layer. The protection circuit prevents the pixel circuit from breaking down when the voltage in the pixel circuit reaches the operating voltage applied to the charge multipl
7829837 Low dark current pixel with a guard drive active photodiode November 9, 2010
A method and apparatus for reducing thermally generated dark current in a CMOS imaging device is disclosed. A photodiode within the imaging device is kept zero-biased, so that the voltage is equal at both ends of the photodiode. This zero-biasing is accomplished using several different
7825982 Operation stabilized pixel bias circuit November 2, 2010
A pixel bias current supply for supplying a stable source of bias current to pixels of an imager includes a current bypass feature for improving stability when one or more pixels of an imager saturates. The pixel bias current supply also features voltage limiters to restrict the output
7746398 Wide dynamic range active pixel with knee response June 29, 2010
A pixel circuit, and a method for operating a pixel circuit, to provide a multiple knee response characteristic. In one embodiment a pixel circuit comprises a photoconversion device for accumulating charge during a first integration period and second integration period, an integration no
7733382 Wide dynamic range linear-and-log active pixel June 8, 2010
A pixel circuit having an improved dynamic range is disclosed. When incoming light detected by the photodiode is strong, the accumulated (integrated) charge on a signal capacitor becomes large. To compensate, the excess signal component becomes compressed and the pixel circuit begins
7710471 Pixel individual anti-eclipse circuit and its operation manner May 4, 2010
An anti-eclipse circuit of an image pixel includes a pixel coupled to a pixel output line and a circuit for receiving and storing a pixel reset voltage from the pixel on the pixel output line and for using the stored pixel reset voltage as a parameter to control a reset voltage level on
7616242 Linear-logarithmic pixel sensors and gain control circuits therefor November 10, 2009
A system and method are disclosed to enlarge the sub-threshold current coefficient ".alpha." of a reset transistor connected to a photodiode in an L-L (Linear Logarithmic) pixel sensor without modifying any semiconductor process parameters. In one embodiment, a coupling capacitor is
7525588 CMOS APS with stacked avalanche multiplication layer and low voltage readout electronics April 28, 2009
An image sensor includes a pixel having a protection circuit connected to a charge multiplying photoconversion layer. The protection circuit prevents the pixel circuit from breaking down when the voltage in the pixel circuit reaches the operating voltage applied to the charge multipl
7443427 Wide dynamic range linear-and-log active pixel October 28, 2008
A pixel circuit having an improved dynamic range is disclosed. When incoming light detected by the photodiode is strong, the accumulated (integrated) charge on a signal capacitor becomes large. To compensate, the excess signal component becomes compressed and the pixel circuit begins
7408577 Biasing scheme for large format CMOS active pixel sensors August 5, 2008
An image sensor includes circuitry compensating for voltage drops in a V.sub.SS line. The image sensor includes a plurality of photoreceptors arranged in a pixel array having a number of column lines, and read-out circuitry on the column lines. The read-out circuitry provides substan
7388183 Low dark current pixel with a guard drive active photodiode June 17, 2008
A method and apparatus for reducing thermally generated dark current in a CMOS imaging device is disclosed. A photodiode within the imaging device is kept zero-biased, so that the voltage is equal at both ends of the photodiode. This zero-biasing is accomplished using several different
7372495 CMOS aps with stacked avalanche multiplication layer and low voltage readout electronics May 13, 2008
An image sensor includes a pixel having a protection circuit connected to a charge multiplying photoconversion layer. The protection circuit prevents the pixel circuit from breaking down when the voltage in the pixel circuit reaches the operating voltage applied to the charge multipl
7365773 CMOS APS with stacked avalanche multiplication layer and low voltage readout electronics April 29, 2008
An image sensor includes a pixel having a protection circuit connected to a charge multiplying photoconversion layer. The protection circuit prevents the pixel circuit from breaking down when the voltage in the pixel circuit reaches the operating voltage applied to the charge multipl
7224388 Wide dynamic range active pixel with knee response May 29, 2007
A pixel circuit, and a method for operating a pixel circuit, to provide a multiple knee response characteristic. In one embodiment of the invention, one or more feed-through pulse (FTP) signals are transmitted to an integration node to end a first linear integration time period. The
7012557 Ramp modulation ADC for imagers March 14, 2006
An imager with a ramp modulation analog-to-digital converter. The ramp modulation analog-to-digital converter uses a ramp generator capable of generating ramp voltages that change by more than one step to reduce the number of steps in the conversion process.
6821808 CMOS APS with stacked avalanche multiplication layer which provides linear and logarithmic photo November 23, 2004
The present invention provides a pixel which utilizes a charge multiplying photoconversion element. An output control circuit contains an operational amplifier that serves to fix the voltage level at the storage node to thereby maintain a constant effective operating potential across the










 
 
  Recently Added Patents
Method for manufacturing non-volatile memory device, non-volatile memory element, and non-volatile memory device
Resuming piecewise calibration of a real-time-clock unit after a measured offset that begins at the next calibration period
Metal melting apparatus and method for melting metal
3D solid-state arrangement for solid state memory
Recording device, recording method, and program
Power converter and method including noise suppression by controlling phase shifting of converter cells
RPM Controlled Wind Power Generation System
  Randomly Featured Patents
Drain-pumped sub-harmonic mixer for millimeter wave applications
Bladed device and method of manufacturing same
Alignment bag
Light emitting diode light source
Noise shield type multi-layered substrate
Lubricated sheet product and lubricant composition
High density trench MOSFET with reduced on-resistance
Anti-fouling paint composition
Linear transformation of symbols to at least partially compensate for correlation between antennas in space time block coded systems
Photoconductive elements sensitive to infrared radiation having a bromoindium phthalocyanine pigment