Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Takahshi; Yasuhiko
Address:
Higashiyamato, JP
No. of patents:
5
Patents:












Patent Number Title Of Patent Date Issued
7972920 Semiconductor memory device and a method of manufacturing the same, a method of manufacturing a July 5, 2011
Vertical MISFETs are formed over drive MISFETs and transfer MISFETs. The vertical MISFETs comprise rectangular pillar laminated bodies each formed by laminating a lower semiconductor layer (drain), an intermediate semiconductor layer, and an upper semiconductor layer (source), and gate
7701020 Semiconductor memory device and a method of manufacturing the same, a method of manufacturing a April 20, 2010
Vertical MISFETs are formed over drive MISFETs and transfer MISFETs. The vertical MISFETs comprise rectangular pillar laminated bodies each formed by laminating a lower semiconductor layer (drain), an intermediate semiconductor layer, and an upper semiconductor layer (source), and gate
7495289 Semiconductor memory device and a method of manufacturing the same, a method of manufacturing a February 24, 2009
Vertical MISFETs are formed over drive MISFETs and transfer MISFETs. The vertical MISFETs comprise rectangular pillar laminated bodies each formed by laminating a lower semiconductor layer (drain), an intermediate semiconductor layer, and an upper semiconductor layer (source), and gate
7190031 Semiconductor memory device and a method of manufacturing the same, a method of manufacturing a March 13, 2007
Vertical MISFETs are formed over drive MISFETs and transfer MISFETs. The vertical MISFETs comprise rectangular pillar laminated bodies each formed by laminating a lower semiconductor layer (drain), an intermediate semiconductor layer, and an upper semiconductor layer (source), and gate
7161215 Semiconductor memory device and method of manufacturing the same, a method of manufacturing a ve January 9, 2007
Vertical MISFETs are formed over drive MISFETs and transfer MISFETs. The vertical MISFETs comprise rectangular pillar laminated bodies each formed by laminating a lower semiconductor layer (drain), an intermediate semiconductor layer, and an upper semiconductor layer (source), and gate










 
 
  Recently Added Patents
Absorbent article containing structured fibers
Image reader
Method and device for deploying a cable and an apparatus in the ground
Tamper-evident thermoformed package and tab arrangement
Dynamic record blocking
Root defender
Nanopore based device for cutting long DNA molecules into fragments
  Randomly Featured Patents
Method for layout of random via arrays in the presence of strong pitch restrictions
Air conveyor for gas-sampling tubes
Coffee maker
Case for an electronic component such as a memory card
Method and device for interconnecting, sealed against contamination, the ends of elongate elements such as tubes or pipes
Elevated support matrix for a shoe and method of manufacture
Apparatus for forming a molded squeeze toy including whistle
Elliptical pocket billard table
Novel 2-hydroxynaphthalene-1-aldehydes, process for preparing them and their use
Illuminator for a signal lamp