Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Takahshi; Yasuhiko
Address:
Higashiyamato, JP
No. of patents:
5
Patents:












Patent Number Title Of Patent Date Issued
7972920 Semiconductor memory device and a method of manufacturing the same, a method of manufacturing a July 5, 2011
Vertical MISFETs are formed over drive MISFETs and transfer MISFETs. The vertical MISFETs comprise rectangular pillar laminated bodies each formed by laminating a lower semiconductor layer (drain), an intermediate semiconductor layer, and an upper semiconductor layer (source), and gate
7701020 Semiconductor memory device and a method of manufacturing the same, a method of manufacturing a April 20, 2010
Vertical MISFETs are formed over drive MISFETs and transfer MISFETs. The vertical MISFETs comprise rectangular pillar laminated bodies each formed by laminating a lower semiconductor layer (drain), an intermediate semiconductor layer, and an upper semiconductor layer (source), and gate
7495289 Semiconductor memory device and a method of manufacturing the same, a method of manufacturing a February 24, 2009
Vertical MISFETs are formed over drive MISFETs and transfer MISFETs. The vertical MISFETs comprise rectangular pillar laminated bodies each formed by laminating a lower semiconductor layer (drain), an intermediate semiconductor layer, and an upper semiconductor layer (source), and gate
7190031 Semiconductor memory device and a method of manufacturing the same, a method of manufacturing a March 13, 2007
Vertical MISFETs are formed over drive MISFETs and transfer MISFETs. The vertical MISFETs comprise rectangular pillar laminated bodies each formed by laminating a lower semiconductor layer (drain), an intermediate semiconductor layer, and an upper semiconductor layer (source), and gate
7161215 Semiconductor memory device and method of manufacturing the same, a method of manufacturing a ve January 9, 2007
Vertical MISFETs are formed over drive MISFETs and transfer MISFETs. The vertical MISFETs comprise rectangular pillar laminated bodies each formed by laminating a lower semiconductor layer (drain), an intermediate semiconductor layer, and an upper semiconductor layer (source), and gate










 
 
  Recently Added Patents
Method for assisting in the checking of transaction records, transaction device, server, mobile terminal, and corresponding computer programs
System and methods for obstacle mapping and navigation
Electrical terminal
Thermal conductivity and phase transition heat transfer mechanism including optical element to be cooled by heat transfer of the mechanism
Solar powered charging shelter and system and method thereof
Method and apparatus for providing contention-based resource zones in a wireless network
Real-time virtual endoscopy
  Randomly Featured Patents
Portable power supply
Niobium-aluminum-titanium intermetallic compounds
Data transfer control device including endian conversion circuit with data realignment
Pharmacologically active 3-substituted beta-carbolines
Diphenyl ether amides
Four-section storage shed
Finger gripping device for a writing instrument
Polypeptides of glycosaminoglycan sulfotransferase originating from human and DNA coding for the polypeptides
Therapeutic suppression of specific immune responses by administration of oligomeric forms of antigen of controlled chemistry
Information processing apparatus, information processing method, and program thereof