Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Stroila; Matei N.
Address:
Chicago, IL
No. of patents:
2
Patents:












Patent Number Title Of Patent Date Issued
8229176 End user image open area maps July 24, 2012
Systems, devices, applications, and methods for generating an open area map are disclosed. For example, a software application is configured to run on a computing platform of an end user. The end user generates an image of a layout of a walkable area. The software application performs a
8099237 Open area maps January 17, 2012
Systems and methods associated with an open area map are disclosed. For example, one method comprises obtaining an image of a layout. The layout represents a real-world area in which a person moves about. A grid is applied on the image. The grid includes tiles that fill in a ground area










 
 
  Recently Added Patents
Transaction finance processing system and approach
System and method for locating, tracking, and/or monitoring the status of personnel and/or assets both indoors and outdoors
System and method for measuring an analyte in a sample
High density molecular memory storage with read and write capabilities
Apparatus for controllable delay cell and associated methods
Materials and methods for stress reduction in semiconductor wafer passivation layers
Matching geometry generation and display of mammograms and tomosynthesis images
  Randomly Featured Patents
Refrigerator related technology
1,2-dioxetanes
Oxidizing composition for treating keratin fibers, comprising a particular aminosilicone
Switched signal processing circuit
Powder free neoprene surgical gloves
Coating composition
Gear synchronizer for a power transmission
Heated, multi-pane, glass sheets of different sizes with current lines located outside of vacuum seal
Method of ramping up output level of power amplifier of radio communication system, communication semiconductor integrated circuit, and radio communication system
Semiconductor device having memory and logic devices with reduced resistance and leakage current