Resources Contact Us Home
Shimizu; Kazumichi
Toyonaka, JP
No. of patents:

Patent Number Title Of Patent Date Issued
7355126 Electronic parts packaging method and electronic parts package April 8, 2008
An electronic component and a circuit formation article are bonded together with a bonding material containing resin interposed therebetween. In a state that bumps of an electronic-component bonding region and electrodes of the circuit formation article are in mutual electrical conta
7060528 Method for mounting a semiconductor element to an interposer by compression bonding June 13, 2006
A semiconductor element mounting method is provided with high productivity. The method includes forming bumps on electrodes of a wafer in which a plurality of semiconductor elements have been formed, temporarily compression-bonding the wafer and an interposer via an insulative resin,

  Recently Added Patents
Light-source control device, light-source control method, image reading device, and image forming apparatus
Synchronization of sound generated in binaural hearing system
Client network device and method for adjusting parameters of client traffic windows based on discovery of other network devices
Navigation system and navigation apparatus
Method of hydrothermal liquid phase sintering of ceramic materials and products derived therefrom
Interactive program guide systems and processes
Techniques to manage communications resources for a multimedia conference event
  Randomly Featured Patents
Context-dependent scheduling through the use of anticipated grants for broadband communication systems
Variable capacity vane compressor controllable by an external control signal
Bath mesh squirt toy
Pulse generator using read head with Wiegand wire
Expandable spinal fusion device and methods of promoting spinal fusion
Website design pattern modeling
Self-contained mailbox signal device
Lubricating oil feed passage structure in crank shaft
Transmitter using vertical BJT
Programmable logic device partitioning method for application specific integrated circuit prototyping