Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Schnabel; Rainer Florian
Address:
Munich, DE
No. of patents:
1
Patents:












Patent Number Title Of Patent Date Issued
6291335 Locally folded split level bitline wiring September 18, 2001
A method for fabricating a semiconductor memory with a split level folded bitline structure consisting of three contact levels, in accordance with the present invention includes forming gate structures for transistors in an array region and a support region of a substrate. First contacts










 
 
  Recently Added Patents
Hydrogenolysis of ethyl acetate in alcohol separation processes
Hoists
Crystalline form of (R)-7-chloro-N-(quinuclidin-3-yl)benzo[b]thiophene-2-carboxamide hydrochloride monohydrate
Bicyclic azaheterocyclic carboxamides
Qualification screening system and screening method thereof, qualification screening device and device under qualification screening
Methods and apparatus for intelligent selection of goods and services in mobile commerce
Plants and seeds of corn variety CV778791
  Randomly Featured Patents
Markup language for interactive services and methods thereof
Bag closing apparatus
Distribution of address-translation-purge requests to multiple processors
Calibration method for digital air pressure gauge
Tileable gate array cell for programmable logic devices and gate array having tiled gate array cells
Grille
Eye movement recording apparatus
Method and arrangement for improving the starting ability of an internal combustion engine, when an attempt to start the engine has failed
Wire line running and/or pulling tool
Static ram cell with trench pull-down transistors and buried-layer ground plate