Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Inventor:
Schnabel; Rainer Florian
Address:
Munich, DE
No. of patents:
1
Patents:












Patent Number Title Of Patent Date Issued
6291335 Locally folded split level bitline wiring September 18, 2001
A method for fabricating a semiconductor memory with a split level folded bitline structure consisting of three contact levels, in accordance with the present invention includes forming gate structures for transistors in an array region and a support region of a substrate. First contacts










 
 
  Recently Added Patents
Data distribution apparatus, data distribution method, and distribution control program
Digital watermark embedding apparatus, digital watermark embedding method, and digital watermark detection apparatus
Analysis of stress impact on transistor performance
Data processing apparatus including reconfigurable logic circuit
Reception circuit and signal reception method
Semiconductor device
Press nut
  Randomly Featured Patents
Method and apparatus for encoding a segmented image without loss of information
Test executive which provides heap validity checking and memory leak detection for user code modules
Quartz crystal unit, quartz crystal oscillator having quartz crystal unit, and electronic apparatus having quartz crystal oscillator
Removal of phosphorous from mammalian milk using ion exchange
Gypsophila plant named `DANGYP39`
Appearance-based technique for rendering colors on an output device
Optical network comprising a compact wavelength-dividing component
Photon-sorting spectroscopic microscope system
Process for producing highly stereoregular .alpha.-olefin polymers
Apparatus for manufacture of mineral wool